# PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016

**DATASHEET** 

The MPC9893 is a 2.5 V and 3.3 V compatible, PLL based intelligent dynamic clock switch and generator specifically designed for redundant clock distribution systems. The device receives two LVCMOS clock signals and generates 12 phase aligned output clocks. The MPC9893 is able to detect a failing reference clock signal and to dynamically switch to a redundant clock signal. The switch from the failing clock to the redundant clock occurs without interruption of the output clock signal (output clock slews to alignment). The phase bump typically caused by a clock failure is eliminated.

The device offers 12 low skew clock outputs organized into two output banks, each configurable to support the different clock frequencies.

The extended temperature range of the MPC9893 supports telecommunication and networking requirements. The device employs a fully differential PLL design to minimize jitter.

#### **Features**

- 12-output LVCMOS PLL clock generator
- 2.5 V and 3.3 V compatible
- · IDCS on-chip intelligent dynamic clock switch
- · Automatically detects clock failure
- · Smooth output phase transition during clock failover switch
- 7.5 200 MHz output frequency range
- LVCMOS compatible inputs and outputs
- External feedback enables zero-delay configurations
- Supports networking, telecommunications and computer applications
- Output enable/disable and static test mode (PLL bypass)
- Low skew characteristics: maximum 50 ps output-to-output (within bank)
- 48-lead LQFP package, Pb-free
- Ambient operating temperature range of -40 to 85°C
- For functional replacement use 87973

# **MPC9893**

LOW VOLTAGE 2.5 V AND 3.3 V IDCS AND PLL CLOCK GENERATOR



AE SUFFIX 48-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 932-03

### **Functional Description**

The MPC9893 is a 3.3 V or 2.5 V compatible PLL clock driver and clock generator. The clock generator uses a fully integrated PLL to generate clock signals from redundant clock sources. The PLL multiplies the input reference clock signal by one, two, three, four or eight. The frequency-multiplied clock drives six bank A outputs. Six bank B outputs can run at either the same frequency than bank A or at half of the bank A frequency. Therefore, bank B outputs additionally support the frequency multiplication of the input reference clock by 3÷2 and 1÷2. Bank A and bank B outputs are phase-aligned<sup>(1)</sup>. Due to the external PLL feedback, the clock signals of both output banks are also phase-aligned<sup>(1)</sup> to the selected input reference clock, providing virtually zero-delay capability. The integrated IDCS continuously monitors both clock inputs and indicates a clock failure individually for each clock input. When a false clock signal is detected, the MPC9893 switches to the redundant clock input, forcing the PLL to slowly slew to alignment and not produce any phase bumps at the outputs. Both clock inputs are interchangeable, also supporting the switch to a failed clock that was restored. The MPC9893 also provides a manual mode that allows for user-controlled clock switches.

The PLL bypass of the MPC9893 disables the IDCS and PLL-related specifications do not apply. In PLL bypass mode, the MPC9893 is fully static in order to distribute low-frequency clocks for system test and diagnosis. Outputs of the MPC9893 can be disabled (high-impedance tristate) to isolate the device from the system. Applying output disable also resets the MPC9893. On power-up this reset function needs to be applied for correct operation of the circuitry. Please see the application section for power-on sequence recommendations.

1

<sup>1.</sup> At coincident rising edges.

The device is packaged in a 7x7 mm<sup>2</sup> 48-lead LQFP package.




Figure 1. MPC9893 Logic Diagram




Figure 2. MPC9893 48-Lead Pinout (Top View)

**Table 1. Pin Configurations** 

Number	Name	Туре	Description
CLK0, CLK1	Input	LVCMOS	PLL reference clock inputs
FB	Input	LVCMOS	PLL feedback signal input, connect directly to QFB output
REF_SEL	Input	LVCMOS	Selects the primary reference clock
MAN/A	Input	LVCMOS	Selects automatic switch mode or manual reference clock selection
ALARM_RST	Input	LVCMOS	Reset of alarm flags and selected reference clock
PLL_EN	Input	LVCMOS	Select PLL or static test mode
FSEL[0:3]	Input	LVCMOS	Clock frequency selection and configuration of clock divider modes
OE/MR	Input	LVCMOS	Output enable/disable and device reset
QA[0:5]	Output	LVCMOS	Bank A clock outputs
QB[0:5]	Output	LVCMOS	Bank B clock outputs
QFB	Output	LVCMOS	Clock feedback output. QFB must be connected to FB for correct operation
ALARM0	Output	LVCMOS	Indicates clock failure on CLK0
ALARM1	Output	LVCMOS	Indicates clock failure on CLK1
CLK_IND	Output	LVCMOS	Indicates currently selected input reference clock
GND	Supply	Ground	Negative power supply
V <sub>CC_PLL</sub>	Supply	V <sub>CC</sub>	Positive power supply for the PLL (analog power supply). It is recommended to use an external RC filter for the analog power supply pin V <sub>CC_PLL</sub> . Please see the application section for details.
V <sub>CC</sub>	Supply	V <sub>CC</sub>	Positive power supply for I/O and core

**Table 2. Function Table** 

Control	Default	0	1
Inputs			
PLL_EN	0	PLL enabled. The input to output frequency relationship is that according to Table 3 if the PLL is frequency locked.	PLL bypassed and IDCS disabled. The VCO output is replaced by the reference clock signal fref. The MPC9893 is in manual mode.
MAN/A	1	Manual clock switch mode. <b>IDCS disabled</b> . Clock failure detection and output flags ALARM0, ALARM1, CLK_IND are enabled.	Automatic clock switch mode. <b>IDCS enabled</b> . Clock failure detection and output flags ALARM0, ALARM1, CLK_IND are enabled. IDCS overrides REF_SEL on a clock failure. IDCS operation requires PLL_EN = 0.
ALARM_RST	1	ALARMO, ALARM1 and CLK_IND flags are reset: ALARM0=H, ALARM1=H and CLK_IND=REF_SEL. ALARM_RST is a one-shot function.	ALARM0, ALARM1 and CLK_IND active
REF_SEL	0	Selects CLK0 as the primary clock source	Selects CLK1 as the secondary clock source
FSEL[0:3]	0000	See	Table 3
OE/MR	0	Outputs enabled (active)	Outputs disabled (high impedance tristate), reset of data generators and output dividers. The MPC9893 requires reset at power-up and after any loss of PLL lock. Loss of PLL lock may occur when the external feedback path is interrupted. The length of the reset pulse should be greater than two reference clock cycles (CLK0,1). OE/MR does not tristate the QFB output.
Outputs (ALAR	M0, ALAR	M1, CLK_IND are valid if PLL is locked)	
ALARM0		CLK0 failure	
ALARM1		CLK1 failure	
CLK_IND		CLK0 is the reference clock	CLK1 is the reference clock

**Table 3. Clock Frequency Configuration** 

Mana	ECEL O	ECEL 4	ECEL O	ECEL 2	f range [MU=1	C	QAx		Вх	OFD	FB <sup>(1)</sup>
Name	FSEL0	FSEL1	FSEL2	FSEL3	f <sub>REF</sub> range [MHz]	Ratio	f <sub>QAX</sub> [MHz]	Ratio	f <sub>QBX</sub> [MHz]	QFB	FB(')
M8	0	0	0	0	15–25	f <sub>REF</sub> * 8	120–200	f <sub>REF</sub> * 8	120–200	f <sub>REF</sub>	16
M82	0	0	0	1				f <sub>REF</sub> * 4	60–100		
M4	0	0	1	0	30–50	f <sub>REF</sub> * 4	120–200	f <sub>REF</sub> * 4	120–200	f <sub>REF</sub>	8
M42	0	0	1	1				f <sub>REF</sub> * 2	60–100		
МЗ	0	1	0	0	40–66.6	f <sub>REF</sub> * 3	120–200	f <sub>REF</sub> * 3	120–200	f <sub>REF</sub>	6
M32	0	1	0	1				f <sub>REF</sub> * 3 ÷ 2	60–100		
M2M	0	1	1	0	30–50	f <sub>REF</sub> * 2	60–100	f <sub>REF</sub> * 2	60–100	f <sub>REF</sub>	8
M22M	0	1	1	1				f <sub>REF</sub>	30–50		
M2H	1	0	0	0	60–100	f <sub>REF</sub> * 2	120–200	f <sub>REF</sub> * 2	120–200	f <sub>REF</sub>	4
M22H	1	0	0	1				f <sub>REF</sub>	60–100		
M1L	1	0	1	0	15–25	f <sub>REF</sub>	15–25	f <sub>REF</sub>	15–25	f <sub>REF</sub>	16
M12L	1	0	1	1				f <sub>REF</sub> ÷ 2	7.5–12.5		
M1M	1	1	0	0	30–50	f <sub>REF</sub>	30–50	f <sub>REF</sub>	30–50	f <sub>REF</sub>	8
M12M	1	1	0	1				f <sub>REF</sub> ÷ 2	15–25		
M1H	1	1	1	0	60–100	f <sub>REF</sub>	60–100.0	f <sub>REF</sub>	60–100	f <sub>REF</sub>	4
M12H	1	1	1	1				f <sub>REF</sub> ÷ 2	30–50		

<sup>1.</sup> FB: Internal PLL feedback divider

# **Table 4. General Specifications**

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>TT</sub>	Output Termination Voltage		V <sub>CC</sub> ÷ 2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
CDM	ESD Protection (Charged Device Model)	1500			V	
LU	Latch-Up Immunity	200			mA	
C <sub>PD</sub>	Power Dissipation Capacitance		10		pF	Per output
C <sub>IN</sub>	Input Capacitance		4.0		pF	Inputs

# Table 5. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Characteristics	Min	Max	Unit	Condition
V <sub>CC</sub>	Supply Voltage	-0.3	3.6	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
V <sub>OUT</sub>	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
I <sub>OUT</sub>	DC Output Current		±50	mA	
T <sub>S</sub>	Storage Temperature	-65	125	°C	

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.

Table 6. DC Characteristics ( $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $T_A = -40^{\circ}$  to  $85^{\circ}\text{C}$ )

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>CC</sub> + 0.3	V	LVCMOS
V <sub>IL</sub>	Input Low Voltage			0.8	V	LVCMOS
V <sub>OH</sub>	Output High Voltage	2.4			V	$I_{OH} = -24 \text{ mA}^{(1)}$
V <sub>OL</sub>	Output Low Voltage			0.55 0.30	V V	I <sub>OL</sub> = 24 mA I <sub>OL</sub> = 12 mA
Z <sub>OUT</sub>	Output Impedance		14–17		Ω	
I <sub>IN</sub>	Input Current			±200	μΑ	$V_{IN} = V_{CC}$ or GND
I <sub>CC_PLL</sub>	Maximum PLL Supply Current		2.0	5.0	mA	V <sub>CC_PLL</sub> Pin
I <sub>CC</sub>	Maximum Quiescent Supply Current			4.0	mA	All V <sub>CC</sub> Pins
V <sub>TT</sub>	Output Termination Voltage		V <sub>CC</sub> ÷2		V	

<sup>1.</sup> The MPC9893 is capable of driving 50  $\Omega$  transmission lines on the incident edge. Each output drives one 50  $\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50  $\Omega$  series terminated transmission lines.

Table 7. DC Characteristics (V $_{CC}$  = 2.5 V ± 5%, T $_{A}$  = -40° to 85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>IH</sub>	Input High Voltage	1.7		V <sub>CC</sub> + 0.3	V	LVCMOS
V <sub>IL</sub>	Input Low Voltage			0.7	V	LVCMOS
V <sub>OH</sub>	Output High Voltage	1.8			V	$I_{OH} = -15 \text{ mA}^{(1)}$
V <sub>OL</sub>	Output Low Voltage			0.6	V	I <sub>OL</sub> = 15 mA
Z <sub>OUT</sub>	Output Impedance		17–20		Ω	
I <sub>IN</sub>	Input Current			±200	μΑ	$V_{IN} = V_{CC}$ or GND
I <sub>CC_PLL</sub>	Maximum PLL Supply Current		2.0	5.0	mA	V <sub>CC_PLL</sub> Pin
I <sub>cc</sub>	Maximum Quiescent Supply Current			4.0	mA	All V <sub>CC</sub> Pins
V <sub>TT</sub>	Output Termination Voltage		V <sub>CC</sub> ÷2		V	

<sup>1.</sup> The MPC9893 is capable of driving 50  $\Omega$  transmission lines on the incident edge. Each output drives one 50  $\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50  $\Omega$  series terminated transmission lines per output.

Table 8. AC Characteristics (V<sub>CC</sub> = 3.3 V  $\pm$  5% or V<sub>CC</sub> = 2.5 V  $\pm$  5%, T<sub>A</sub> =  $-40^{\circ}$  to  $85^{\circ}$ C)<sup>(1)</sup>

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol	Characteristics	Min	Тур	Max	Unit	Condition
FSEL=000x	f <sub>ref</sub>	Input Frequency					PLL locked
FSEL=010x   SPEL=010x   SPEL		FSEL=000x	15.0		25.0	MHz	
FSEL=101x   FSEL					50.0	MHz	
FSEL=100x   FSEL=101x   15.0   10.0   12.5   MHz   FSEL=10x   FSEL=110x   FSEL=110x   FSEL=110x   FSEL=111x   60.0   100.0   MHz   FSEL=00x   FSEL=000x   FSEL=000x   FSEL=000x   FSEL=000x   FSEL=000x   FSEL=000x   FSEL=000x   FSEL=000x   FSEL=000x   FSEL=100x   FSEL=10x   T.6   50.0   MHz   FSEL=10x   FSEL=10x   T.6   50.0   MHz   T.6						MHz	
FSEL=101x   15.0   12.5   MHz   50.0   M							
FSEL=110x   FSEL=110x   FSEL=111x   FSEL=111x   FSEL=111x   FSEL=110x   FSEL=100x   FSEL=010x   FSEL=010x   FSEL=010x   FSEL=010x   FSEL=010x   FSEL=010x   FSEL=100x   FSEL=110x   FSEL=110x   FSEL=110x   FSEL=111x   FSE							
FSEL=111x   60.0   100.0   MHz							
Thmax							
FSEL=00tx   60.0   200.0   MHz   FSEL=01tx   60.0   200.0   MHz   FSEL=01tx   60.0   200.0   MHz   MHz   FSEL=01tx   7.5   25.0   MHz   FSEL=10tx   7.5   50.0   MHz   FSEL=10tx   7.5   50.0   MHz   FSEL=10tx   7.5   50.0   MHz   FSEL=11tx   30.0   100.0   MHz   FSEL=11tx   30.0   100.0   MHz   FSEL=11tx   30.0   MHz		FSEL=111x	60.0		100.0	MHz	
FSEL-010x   60.0   200.0   MHz   FSEL-010x   FSEL-01	$f_{MAX}$						PLL locked
FSEL-011x							
FSEL=101x   FSEL=100x   FSEL=101x   FSEL=101x   FSEL=101x   FSEL=101x   FSEL=101x   FSEL=101x   FSEL=101x   FSEL=110x   FSEL=111x   TSEL=111x   TSEL							
FSEL=100x   FSEL=101x   F.55   25.0   MHz   F.55   F.50   MHz   MHz   F.55   F.50   MHz   MHz   MHz   MHz   F.55   F.50   MHz   MHz   MHz   MHz   F.55   F.50   MHz   MHz   MHz   F.55   F.55   F.50   MHz   MHz   MHz   F.55							
FSEL=101x   FSEL=110x   FSEL=110x   FSEL=110x   FSEL=110x   FSEL=110x   FSEL=111x   FSEL=110x   FSEL=111x   FSSEL=111x   FSSEL=11							
FSEL=110x   SEL=111x   Section							
FSEL=111x   30.0   100.0   MHz							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c} t_{r}, t_{r} & \text{CLKO}, 1  \text{Input Rise/Fall Time} \\ t_{(Q)} & \text{Propagation Delay (static phase offset, CLKx to FB)} \\ V_{CC}=3.3  V\pm 5\%  \text{and FSEL}[0:2]=111 \\ V_{CC}=3.3  V\pm 5\%  \text{and FSEL}[0:2]=111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=111 \\ V_{CC}=3.3  V\pm 5\%  \text{and FSEL}[0:2]=111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=3.3  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=3.3  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.3  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=100  \text{or } 111 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=1000  \text{or } 101 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=1000  \text{or } 101 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=1000  \text{or } 101 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=1000  \text{or } 101 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=1000  \text{or } 101 \\ V_{CC}=2.5  V\pm 5\%  \text{and FSEL}[0:2]=1000  \text{or } 101 \\ V_{CC}$		FSEL=111X	30.0		100.0		
$ \begin{array}{c} t_{(\varnothing)} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$		, , ,	40			%	
V <sub>CC</sub> =3.3 V±5% and FSEL[0:2]=111   V <sub>CC</sub> =3.3 V±5%   −200	t <sub>r</sub> , t <sub>f</sub>	CLK0, 1 Input Rise/Fall Time			1.0	ns	0.8 to 2.0 V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>(∅)</sub>						PLL locked
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						ps	
Λ t         Rate of Period Change (phase slew rate)         QAx outputs         150         ps/cycle         Failover switch           Δ t         Rate of Period Change (phase slew rate)         QAx outputs         150         ps/cycle         Failover switch           Local Sk(O)         Output-to-Output Skew(2)         (within bank) (bank-to-bank) (any output to QFB)         150         ps           DCO         Output Duty Cycle         45         50         55         %           t, t <sub>f</sub> Output Rise/Fall Time         0.1         1.0         ns         0.55 to 2.4 V           tPLZ, HZ         Output Disable Time         10         ns         10         ns           tyIT(CC)         Cycle-to-Cycle Jitter <sup>(3)</sup> FSEL3=0         225         ps         See applications section           tyIT(PER)         Period Jitter <sup>(4)</sup> FSEL3=1         150         ps         See applications section           tyIT(∞)         I/O Phase Jitter <sup>(4)</sup> FSEL3=1         40         ps         See applications section           FB=4: FSEL[0:2]=010         RMS (1 σ)         50         ps         See applications section           BW         PLL Closed Loop Bandwidth <sup>(5)</sup> FSEL=111x         0.8-4.0         MHz		V <sub>CC</sub> =3.3 V±5%				ps	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						ps	
QAx outputs QBx outputs (FSEL=xxxX) QBx outputs (FSEL=xxxX) QBx outputs (FSEL=xxxX)         150 150 300         ps/cycle           t <sub>sk(O)</sub> Output-to-Output Skew(2)         (within bank) (bank-to-bank) (bank-to-bank) (any output to QFB)         150 ps ps ps           DCo         Output Duty Cycle         45 50 55 %           t <sub>r</sub> , t <sub>f</sub> Output Rise/Fall Time         1.0 ns 0.55 to 2.4 V           tPLZ, HZ         Output Disable Time         10 ns           tpZL, LZ         Output Enable Time         10 ns           tJIT(CC)         Cycle-to-Cycle Jitter(3)         FSEL3=0 FSEL3=1		V <sub>CC</sub> =2.5 V±5%	-400		+100	ps	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Δt						Failover switch
t <sub>sk(O)</sub> Output-to-Output Skew <sup>(2)</sup> (within bank) (bank-to-bank) (any output to QFB)         150 ps 100 ps 100 ps 125 ps           DC <sub>O</sub> Output Duty Cycle         45 50 55 %         55 %           t <sub>r</sub> , t <sub>f</sub> Output Rise/Fall Time         0.1 1.0 ns 0.55 to 2.4 V           t <sub>PLZ, HZ</sub> Output Disable Time         10 ns           t <sub>PZL, LZ</sub> Output Enable Time         10 ns           t <sub>JIT(CC)</sub> Cycle-to-Cycle Jitter <sup>(3)</sup> FSEL3=0 FSEL3=1 FSEL3=1 FSEL3=1 FSEL3=1 FSEL3=1 FSEL3=1 FSEL3=1 SECtion         150 ps See applications section           t <sub>JIT(PER)</sub> Period Jitter <sup>(4)</sup> FB=4: FSEL[0:2]=100 or 111 RMS (1 σ) FB=6: FSEL[0:2]=010 RMS (1 σ) FB=6: FSEL[0:2]=010 RMS (1 σ) FB=6: FSEL[0:2]=001 or 101 RMS (1 σ) FB=6: FSEL[0:2]=000 or 101 RMS (1 σ) FSEL=111x         0.8-4.0         MHz						ps/cycle	
$ \begin{array}{c} t_{sk(O)} \\ \hline \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ &$							
Co   Co   Co   Co   Co   Co   Co   Co		QBx outputs (FSEL=xxx1)			300		
DCO   Output Duty Cycle   45   50   55   %	t <sub>sk(O)</sub>	Output-to-Output Skew <sup>(2)</sup> (within bank)			150	ps	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SK(O)	(bank-to-bank)			100	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		(any output to QFB)			125	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DC <sub>O</sub>	Output Duty Cycle	45	50	55	%	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4 V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PLZ, HZ</sub>	Output Disable Time			10	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PZL, LZ</sub>	Output Enable Time			10	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>JIT(CC)</sub>					ps	See applications
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					425	ps	section
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$t_{\rm JIT(PER)}$						See applications
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					250	ps	section
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>JIT(Ø)</sub>	I/O Phase Jitter <sup>(4)</sup>					See applications
FB=8: FSEL[0:2]=001, 011, or 110       RMS (1 σ)       55       ps         FB=16: FSEL[0:2]=000 or 101       RMS (1 σ)       70       ps         BW       PLL Closed Loop Bandwidth <sup>(5)</sup> FSEL=111x       0.8-4.0       MHz	- (/				40	ps	section
FB=16: FSEL[0:2]=000 or 101       RMS (1 σ)       70       ps         BW       PLL Closed Loop Bandwidth <sup>(5)</sup> FSEL=111x       0.8-4.0       MHz					50	ps	
BW PLL Closed Loop Bandwidth <sup>(5)</sup> FSEL=111x 0.8-4.0 MHz					55	ps	
· · · · · · · · · · · · · · · · · · ·		FB=16: FSEL[0:2]=000 or 101 RMS (1 σ)			70	ps	
t <sub>I OCK</sub> Maximum PLL Lock Time 10 ms	BW	PLL Closed Loop Bandwidth <sup>(5)</sup> FSEL=111x		0.8-4.0		MHz	
	t <sub>LOCK</sub>	Maximum PLL Lock Time			10	ms	

<sup>1.</sup> AC characteristics apply for parallel output termination of 50  $\Omega$  to  $V_{TT}.$ 

<sup>2.</sup> See application section for part-to-part skew calculation.

<sup>3.</sup> Cycle-to-cycle and period jitter depend on the VCO frequency and output configuration. See the application section.

<sup>4.</sup> I/O jitter depends on the VCO frequency and internal PLL feedback divider FB. See APPLICATIONS INFORMATION for more information and for the calculation for other confidence factors than 1σ.

<sup>5. -3</sup>dB point of PLL transfer characteristics.

# **APPLICATIONS INFORMATION**

#### **Definitions**

<u>IDCS</u>: Intelligent Dynamic Clock Switch. The IDCS monitors both primary and secondary clock signals. Upon a failure of the primary clock signal, the IDCS switches to a valid secondary clock signal and status flags are set.

Reference clock signal fref: The clock signal that is selected by the IDCS or REF\_SEL as the input reference to the PLL. Manual mode: The reference clock frequency is selected by REF\_SEL.

<u>Automatic mode:</u> The reference clock frequency is determined by the internal IDCS logic.

<u>Primary clock:</u> The input clock signal selected by REF\_SEL. The primary clock may or may not be the reference clock, depending on switch mode and IDCS status.

Secondary clock: The input clock signal not selected by REF SEL

<u>Selected clock</u>: The CLK\_IND flag indicates the reference clock signal: CLK\_IND = 0 indicates CLK0 is the clock reference signal, CLK\_IND =1 indicates CLK1 is the reference clock signal.

Clock failure: A valid clock signal that is stuck (high or low) for at least one input clock period. The primary clock and the secondary clock is monitored for failure. Valid clock signals must be within the AC and DC specification for the input reference clock. A loss of clock is detected if as well as the loss of both clocks. In the case of both clocks lost, the MPC9893 will set the alarm flags and the PLL will stall. The MPC9893 does not monitor and detect changes in the input frequency.

# **Automatic Mode and IDCS Commanded Clock Switch**

MAN/A = 1, IDCS enabled: Both primary and secondary clocks are monitored. The first clock failure is reported by its ALARMx status flag (clock failure is indicated by a logic low). The ALARMx status is flag latched and remains latched until reset by assertion of ALARM\_RST.

If the clock failure occurs on the primary clock, the IDCS attempts to switch to the secondary clock. The secondary clock signal needs to be valid for a successful switch. Upon a successful switch, CLK\_IND indicates the reference clock, which may now be different as that originally selected by REF\_SEL.

### **Manual Mode**

MAN/A = 0, IDCS disabled: PLL functions normally and both clocks are monitored. The reference clock signal will always be the clock signal selected by REF\_SEL and will be indicated by CLK\_IND.

# **Clock Output Transition**

A clock switch, either in automatic or manual mode, follows the next negative edge of the newly selected reference clock signal. The feedback and newly selected reference clock edge will start to slew to alignment at the next

positive edge of both signals. Output runt pulses are eliminated.

#### Reset

ALARM\_RST is asserted by a negative edge. It generates a one-shot reset pulse that clears both ALARMx latches and the CLK\_IND latch. If both CLK0 and CLK1 are invalid or fail when ALARM\_RST is asserted, both ALARMx flags will be latched after one FB signal period and CLK\_IND will be latched (L) indicating CLK0 is the reference signal. While neither ALARMx flag is latched (ALARMx = H), the CLK\_IND can be freely changed with REF\_SEL.

OE/MR: Reset the data generator and output disable. Does not reset the IDCS flags.

# **Acquiring Frequency Lock at Startup**

- On startup, OE/MR must be asserted to <u>reset</u> the output dividers. The IDCS should be disabled (MAN/A=0) during startup to select the manual mode and the primary clock.
- The PLL will attempt to gain lock if the primary clock is present on startup. PLL lock requires the specified lock time.
- Applying a high to low transition to ALARM\_RST will clear the alarm flags.
- 4. Enable the IDCS (MAN/A=1) to enable to IDCS.

# **Power Supply Filtering**

The MPC9893 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the  $V_{CC\ PLL\ (PLL)}$  power supply impacts the device characteristics, for instance I/O jitter. The MPC9893 provides separate power supplies for the output buffers (V<sub>CC</sub>) and the phase-locked loop (V<sub>CC\_PLL</sub>) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the V<sub>CC PLI</sub> pin for the MPC9893. Figure 3 illustrates a typical power supply filter scheme. The MPC9893 frequency and phase stability is most susceptible to noise with spectral content in the 100kHz to 20MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R<sub>F</sub>. From the data sheet the I<sub>CC PLL</sub> current (the current sourced through the V<sub>CC PLL</sub> pin) is typically 2 mA (5 mA maximum), assuming that a minimum of 2.325 V ( $V_{CC} = 3.3 \text{ V or } V_{CC} = 2.5 \text{ V}$ ) must be maintained on the V<sub>CC PLL</sub> pin. The resistor R<sub>F</sub> shown in Figure 3 must have a resistance of 9-10  $\Omega$  to meet the voltage drop criteria.




Figure 3. V<sub>CC PLL</sub> Power Supply Filter

The minimum values for  $R_F$  and the filter capacitor  $C_F$  are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 3, the filter cut-off frequency is around 3-5 kHz and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9893 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

## Using the MPC9893 in Zero-Delay Applications

Nested clock trees are typical applications for the MPC9893. Designs using the MPC9893 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC9893 clock driver allows for its use as a zero delay buffer. The the propagation delay through the device is virtually eliminated. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device. The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

#### Calculation of Part-to-Part Skew

The MPC9893 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC9893 are connected together, the maximum overall timing uncertainty from the common CLK0 or CLK1 input to any output is:

$$t_{SK(PP)} = t_{(\varnothing)} + t_{SK(O)} + t_{PD. \ LINE(FB)} + t_{JIT(\varnothing)} \cdot CF$$

This maximum timing uncertainty consist of four components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:




Figure 4. MPC9893 Max. Device-to-Device Skew

Due to the statistical nature of I/O jitter a RMS value (1  $\sigma$ ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 9.

**Table 9. Confidence Factor CF** 

CF	Probability of clock edge within the distribution
± 1σ	0.68268948
± 2σ	0.95449988
± 3σ	0.99730007
± 4σ	0.99993663
± 5σ	0.9999943
± 6σ	0.9999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% ( $\pm$  3 $\sigma$ ) is assumed, resulting in a worst case timing uncertainty from the common clock input to any MPC9893 output of –275 ps to +265 ps relative to the reference clock input CLK0/1:

$$t_{SK(PP)} = [-60ps...50ps] + [-125ps...125ps] + [(30ps \cdot -3)...(30ps \cdot 3)] + t_{PD, LINE(FB)}$$

 $t_{SK(PP)} = [-275ps...265ps] + t_{PD, LINE(FB)}$ 

Example configuration:  $f_{ref} = 100 \text{ MHz}, V_{CC} = 3.3 \text{ V}$ 

 $f_{VCO} = 400 \text{ MHz}, \text{ FSEL}[0:2]=111$ 

The I/O (Phase) jitter of the MPC9893 depends on the internal VCO frequency and the PLL feedback divider configuration. A high internal VCO frequency and a low PLL feedback divider result in lower I/O jitter than the jitter limits in the AC characteristics (Table 8). When calculating the part-to-part skew, Table 10 should be used to determine the actual VCO frequency, then use Figure 5 to determine the maximum I/O jitter for the specific VCO frequency and divider configuration. In above example calculation, the internal VCO frequency of 400 MHz corresponds to a maximum I/O jitter of 30 ps (RMS).

Table 10. Internal VCO Frequency f<sub>VCO</sub>

MPC9893 Configuration	f <sub>VCO</sub>	PLL Feedback Divider FB
M1H, M12H, M2H, M22H	4 * f <sub>ref</sub>	4
M3, M32	6 * f <sub>ref</sub>	6
M1M, M12M, M2M, M22M, M4, M42	8 * f <sub>ref</sub>	8
M1L, M12L, M8, M82	16 * f <sub>ref</sub>	16

I/O Phase Jitter versus Frequency Parameter: PLL/Feedback Configuration




Figure 5. Max. I/O Phase Jitter versus VCO Frequency

The cycle-to-cycle jitter and period jitter of the MPC9893 depend on the output configuration and on the frequency of the internal VCO. Using the outputs of bank A and bank B at the same frequency (FSEL3=0) results in a lower jitter than the split output frequency configuration (FSEL3=1). The jitter also decreases with an increasing internal VCO frequency. Figure 5 to Figure 7 represent the maximum jitter of the MPC9893.




Figure 6. Max. Cycle-to-Cycle Jitter versus

## **VCO Frequency**

Period Jitter versus Frequency Parameter: Output Configuration




Figure 7. Max. Period Jitter versus VCO Frequency

# **Driving Transmission Lines**

The MPC9893 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20  $\Omega$  the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Freescale Semiconductor application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50  $\Omega$  resistance to  $V_{\rm CC}\div2$ .

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9893 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 8 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9893 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 8. Single versus Dual Transmission Lines

The waveform plots in Figure 9 show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9893 output buffer is more than sufficient to drive 50  $\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9893. The output waveform in Figure 9 shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the  $36\Omega$  series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{aligned} &V_L = V_S \ (Z_0 \div (R_S + R_0 + Z_0)) \\ &Z_0 = 50 \ \Omega \ || \ 50 \ \Omega \\ &R_S = 36 \ \Omega \ || \ 36 \ \Omega \\ &R_0 = 14 \ \Omega \end{aligned}$$

$$V_L = 3.0 \ (25 \div (18 + 17 + 25)) \\ &= 1.31 \ V$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 10 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 9. Single versus Dual Waveforms




Figure 10. Optimized Dual Line Termination






Figure 11. CLK0, CLK1 MPC9893 AC Test Reference for  $V_{CC}$  = 3.3 V and  $V_{CC}$  = 2.5 V




The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 12. Output-to-Output Skew t<sub>SK(O)</sub>



The time from the PLL controlled edge to the noncontrolled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 14. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 16. Cycle-to-Cycle Jitter






Figure 13. Propagation Delay  $(\mathbf{t}_{(\varnothing)},$  static phase offset) Test Reference



The deviation in  $t_0$  for a controlled edge with respect to a  $t_0$  mean in a random sample of cycles

Figure 15. I/O Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 17. Period Jitter





Figure 18. Output Transition Time Test Reference

# **PACKAGE DIMENSIONS**



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
8		1	NRND – Not Recommend for New Designs	1/9/13
8		1	Removed NRND	5/5/15
8		1	Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02	3/16/16

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

aies 00-345-7015 (insid

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT Technical Support

clocks@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT's products for any particular purpose.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to signifi-

cantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third