

# 256-Kbit (32K × 8) Static RAM

#### **Features**

- Temperature ranges

  □ Automotive-E: -40 °C to 125 °C
- Operating voltage V<sub>CC</sub> = 5 V
- Pin and function compatible with CY7C199C
- High speed
  - $\Box$   $t_{AA} = 25 \text{ ns}$
- Low active power
  - $\square$  I<sub>CC</sub> = 63 mA
- Low complementary metal oxide semiconductor (CMOS) standby power
  - $\Box I_{SB2} = 15 \text{ mA}$
- 2.0 V Data Retention
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 28-pin 300-Mil-wide small-outline integrated circuit (SOIC)

### **Functional Description**


The CY7C199D Automotive is a high performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable  $(\overline{CE})$ , an active LOW output enable  $(\overline{OE})$  and tri-state drivers. This device has an automatic power-down feature, reducing the power consumption when deselected. The input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected  $(\overline{CE}$  HIGH), the outputs are disabled  $(\overline{OE}$  HIGH), or during a write operation  $(\overline{CE}$  LOW and  $\overline{WE}$  LOW).

Write to the device by taking chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0$  through I/O<sub>7</sub>) is then written into the location specified on the address pins  $(A_0$  through  $A_{14})$ .

Read from the device by taking chip enable  $(\overline{CE})$  and output enable  $(\overline{OE})$  LOW while forcing write enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the I/O pins.

For a complete list of related resources, click here.

## Logic Block Diagram







### Contents


Pin Configuration	3
Selection Guide	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	15
Cypress Developer Community	
Technical Support	



## **Pin Configuration**

Figure 1. 28-pin SOIC pinout (Top View)



## **Selection Guide**

Description	-25 (Automotive) [1]	Unit
Maximum access time	25	ns
Maximum operating current	63	mA
Maximum CMOS standby current	15	mA

#### Note

<sup>1.</sup> Automotive product information is preliminary.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to +150 °C

Ambient temperature

Supply voltage

on  $V_{CC}$  to relative GND  $^{[2]}$  .....-0.5 V to +6.0 V

DC voltage applied to outputs

DC input voltage [2]	0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	> 2,001 V
Latch-up current	> 140 mA

## **Operating Range**

Range	remperature		Speed
Automotive-E	–40 °C to +125 °C	$5~V\pm0.5~V$	25 ns

#### **Electrical Characteristics**

Over the operating range

Parameter	Description	Test Conditions	Test Conditions		CY7C199D Automotive-25	
Parameter	Description	rest Conditions		Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA		2.4	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH voltage [2]	-		2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage [2]	-		-0.5	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$	$GND \le V_1 \le V_{CC}$		+5	μA
l <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , output disabled		<b>-</b> 5	+5	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	f = f <sub>max</sub> = 1/t <sub>RC</sub>	40 MHz	_	63	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$V_{CC} = V_{CC(max)}, \overline{CE} \ge V_{IH}, V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{max}$		_	50	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$V_{CC} = V_{CC(max)}$ , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V, f}$	/, = 0	-	15	mA

<sup>2.</sup>  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 1 V for pulse durations of less than 5 ns.



## Capacitance


Parameter [3]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF


## **Thermal Resistance**

Parameter [3]	Description	Test Conditions	28-pin SOIC [4]	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	54.05	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		27.44	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms [5]





- Tested initially and after any design or process changes that may affect these parameters.
   Automotive product information is preliminary.
   AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).




## **Data Retention Characteristics**

Over the operating range

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		2.0	_	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	_	15	mA
t <sub>CDR</sub> <sup>[6]</sup>	Chip deselect to data retention time		0	_	ns
t <sub>R</sub> <sup>[7]</sup>	Operation recovery time		25	_	ns

## **Data Retention Waveform**

Figure 3. Data Retention Waveform



 <sup>6.</sup> Tested initially and after any design or process changes that may affect these parameters.
 7. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 50 μs or stable at V<sub>CC(min)</sub> ≥ 50 μs.



## **Switching Characteristics**

Over the operating range

Parameter [8]	Description	CY7C199D A	utomotive-25	11
Parameter [9]	Description	Min	Max	Unit
Read Cycle		•		•
t <sub>power</sub> [9]	V <sub>CC(typical)</sub> to the first access	100	_	μS
t <sub>RC</sub>	Read cycle time	25	-	ns
t <sub>AA</sub>	Address to data valid	_	25	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	-	25	ns
t <sub>DOE</sub>	OE LOW to data valid	-	11	ns
t <sub>LZOE</sub> [10]	OE LOW to Low Z	0	_	ns
t <sub>HZOE</sub> [10, 11]	OE HIGH to High Z	-	11	ns
t <sub>LZCE</sub> <sup>[10]</sup>	CE LOW to Low Z	3	_	ns
t <sub>HZCE</sub> [10, 11]	CE HIGH to High Z	_	11	ns
t <sub>PU</sub> [12]	CE LOW to power-up	0	_	ns
t <sub>PD</sub> [12]	CE HIGH to power-down	-	25	ns
Write Cycle [13	, 14]	·		
t <sub>WC</sub>	Write cycle time	25	_	ns
t <sub>SCE</sub>	CE LOW to write end	18	_	ns
t <sub>AW</sub>	Address setup to write end	18	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE LOW to write end	18	_	ns
t <sub>SD</sub>	Data setup to write end	12	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub> [10]	WE LOW to High Z	_	11	ns
t <sub>LZWE</sub> [10, 11]	WE HIGH to Low Z	3	_	ns

#### Notes

- 8. Test conditions assume signal transition time of 3 ns or less for all speeds, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 9. tpower gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
- 10. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

  11. t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of Figure 2 on page 5. Transition is measured ±200 mV from steady-state voltage.

  12. This parameter is guaranteed by design and is not tested.
- The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
   The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [15, 16]





Figure 5. Read Cycle No. 2 (OE Controlled) [16, 17]



Notes
15. <u>Dev</u>ice is continuously selected. <del>OE</del>, <del>CE</del> = V<sub>IL</sub>.
16. WE is HIGH for read cycle.
17. Address valid prior to or coincident with <del>CE</del> transition LOW.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [18, 19]





Figure 7. Write Cycle No. 2 (WE Controlled) [18, 19]



<sup>18.</sup> The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.


19. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.

20. During this period the I/Os are in output state and input signals should not be applied.



## **Switching Waveforms** (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [21, 22]



Notes

21. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

22. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

23. During this period the I/Os are in the output state and input signals should not be applied.



#### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data in	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, output disabled	Active (I <sub>CC</sub> )

## **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY7C199D-25SXE	51-85026	28-pin (300-Mil) SOIC (Pb-free)	Automotive-E [24]

Please contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**






## **Package Diagrams**

Figure 9. 28-pin (300-Mil) SOIC (0.713 × 0.300 × 0.0932 Inches) Package Outline, 51-85026






#### NOTE :

- 1. JEDEC STD REF MO-119
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH,BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN. MAX.

PART #				
S28.3	STANDARD PKG.			
SZ28.3	LEAD FREE PKG.			
SX28.3	LEAD FREE PKG.			



51-85026 \*H



## Acronyms

Acronym	Description		
CMOS	Complementary Metal Oxide Semiconductor		
CE	Chip Enable		
I/O	Input/Output		
OE	Output Enable		
SOIC	Small-Outline Integrated Circuit		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
WE	Write Enable		
TTL	Transistor-Transistor Logic		

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
μΑ	microampere		
μs	microsecond		
mA	milliampere		
ns	nanosecond		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

	Document Title: CY7C199D Automotive, 256-Kbit (32K × 8) Static RAM Document Number: 001-65330						
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
**	3124050	PRAS	01/07/2011	New datasheet - Auto info removal from the 199D Industrial datasheet			
*A	3270574	PRAS	05/31/2011	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Package Diagrams.			
*B	3890204	MEMJ	02/01/2013	Updated Features: Added "Operating voltage $V_{CC}$ = 5 V". Updated Thermal Resistance: Replaced TBD with 54.05 for $\Theta_{JA}$ . Replaced TBD with 54.05 for $\Theta_{JA}$ . Replaced TBD with 27.44 for $\Theta_{JC}$ . Updated Switching Characteristics: Updated description of $t_{PWE}$ parameter. Removed the Note "The minimum write cycle time for Write Cycle No. 3 (WE controlled, $\overline{OE}$ LOW) is the sum of $t_{HZWE}$ and $t_{SD}$ ." and its references. Updated Switching Waveforms: Updated Figure 7 (Removed redundant information of $t_{HZOE}$ and $\overline{OE}$ from the diagram). Removed the Figure "Write Cycle No. 3 $\overline{WE}$ Controlled, $\overline{OE}$ LOW". Removed the Note "Data I/O is high impedance if $\overline{OE}$ = $V_{IH}$ ." and its references. Removed the Note "The minimum write cycle time for Write Cycle No. 3 (WE controlled, $\overline{OE}$ LOW) is the sum of $t_{HZWE}$ and $t_{SD}$ ." and its references.			
*C	3961032	TAVA	04/10/2013	Changed status from Preliminary to Final.			
*D	4755186	PSR	05/05/2015	Updated Functional Description: Added "For a complete list of related resources, click here." at the end. Updated Package Diagrams: spec 51-85026 – Changed revision from *F to *H. Updated to new template.			
*E	5144461	VINI	02/19/2016	Updated Switching Characteristics: Added Note 14 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Figure 8. Updated to new template. Completing Sunset Review.			



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

### PSoC® Solutions

cypress.com/psoc

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and the countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or heazardous substances management, or other uses where the failure of the device or systems (including resuscitation equipment and surgical implants), pollution control or heazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.