


Overvoltage protected AC switch

Datasheet - production data



Features

- Triac with overvoltage protection
- Low I_{GT} (<10 mA) or high immunity (I_{GT}<35 mA) version
- High noise immunity: static dV/dt > 1000 V/μs
- TO-220FPAB insulated package complies with UL 1557 standard (file ref: E81734)

Benefits

- Enables equipment to meet IEC 61000-4-5
- High off-state reliability with planar technology
- Needs no external overvoltage protection
- Reduces the power passive component count
- High immunity against fast transients described in IEC 61000-4-4 standards

Applications

- AC mains static switching in appliance and industrial control systems
- Drive of medium power AC loads such as:
 - Universal motor of washing machine drum
 - Compressor for fridge or air conditioner

Description

The ACST4 series belongs to the ACS™ / ACST power switch family. This high performance device is suited to home appliances or industrial systems and drives loads up to 4 A.

This ACST4 switch embeds a Triac structure with a high voltage clamping device to absorb the inductive turn-off energy and withstand line transients such as those described in the IEC 61000-4-5 standards. The ACST410 needs a low gate current to be activated ($I_{\rm GT}$ < 10 mA) and still shows a high electrical noise immunity complying with IEC standards such as IEC 61000-4-4 (fast transient burst test).

Provides UL 1557 certified insulation rated at 2000 V rms.

Figure 1. Functional diagram




Table 1. Device summary

Symbol	Value	Unit
I _{T(RMS)}	4	Α
V_{DRM}/V_{RRM}	800	V
I _{GT} (ACST410)	10	mA
I _{GT} (ACST435)	35	mA

TM: ACS is a trademark of STMicroelectronics

Characteristics ACST4

1 Characteristics

Table 2. Absolute maximum ratings (limiting values)

Symbol	Paramete		Value	Unit	
		TO-220FPAB	T _c = 102 °C	4	
I _{T(RMS)}	On-state rms current (full sine wave)	DPAK	T _c = 112 °C	4	A
T(KIVIS)	on state fine carrent (rail cine wave)	DPAK with 0.5 cm² copper	T _{amb} = 60 °C	1	
1.	Non repetitive surge peak on-state current	F = 60 Hz	t _p = 16.7 ms	32	Α
I _{TSM}	(full cycle sine wave, T_J initial = 25 °C) $F = 50 \text{ Hz}$		t _p = 20 ms	30	Α
l ² t	I ² t Value for fusing		t _p = 10 ms	6	A ² s
dI/dt	Critical rate of rise of on-state current $I_G = 2 \times I_{GT}$, $t_r = 100 \text{ ns}$		T _j = 125 °C	100	A/µs
V _{PP} ⁽¹⁾	Non repetitive line peak mains voltage $^{(1)}$ $T_j = 25 ^{\circ}C$			2	kV
P _{G(AV)}	Average gate power dissipation $T_j = 125 \text{ °C}$			0.1	W
P _{GM}	Peak gate power dissipation (t _p = 20 μs)			10	W
I _{GM}	Peak gate current ($t_p = 20 \mu s$) $T_j = 125 ^{\circ}C$			1.6	Α
T _{stg} T _j	Storage junction temperature range Operating junction temperature range	-40 to +150 -40 to +125	°C		
T _I	Maximum lead soldering temperature durin	260	°C		
V _{INS(RMS)}	Insulation rms voltage		T0-220FPAB	2000	V

^{1.} According to test described in IEC 61000-4-5 standard and Figure 19

Table 3. Electrical characteristics ($T_j = 25$ °C, unless otherwise specified)

Symbol	Test conditions Quadrant			ACST410	ACST435	Unit
I _{GT} ⁽¹⁾	V_{OUT} = 12 V, R_L = 33 Ω	1 - 11 - 111	MAX	10	35	mA
V _{GT}	V_{OUT} = 12 V, R_L = 33 Ω	1 - 11 - 111	MAX	1.0	1.1	V
V_{GD}	$V_{OUT} = V_{DRM}$, $R_L = 3.3 \text{ k}\Omega$, $T_j = 125 \text{ °C}$ I - II - III			0.	2	V
I _H ⁽²⁾	I _{OUT} = 500 mA			20	25	mA
IL	I _G = 1.2 x I _{GT} I - II-		MAX	40	60	mA
dV/dt (2)	V _{OUT} = 67% V _{DRM} gate open, T _j = 125 °C			500	1000	V/µs
(dl/dt)c (2)	without snubber, T _j = 125 °C				5	A/ms
(dl/dt)c (2)	$(dV/dt)c = 15 V/\mu s$, $T_j = 125 °C$			2		A/ms
V _{CL}	$I_{CL} = 0.1 \text{ mA}, t_p = 1 \text{ ms}$		MIN	85	50	V

^{1.} Minimum I_{GT} is guaranteed at 5% of $I_{GT}\,\text{max}$



^{2.} For both polarities of OUT pin referenced to COM pin

ACST4 Characteristics

Table 4. Static electrical characteristics

Symbol	Test conditions	Value	Unit		
V _{TM} ⁽¹⁾	$I_{TM} = 5.6 \text{ A}, t_p = 500 \mu \text{s}$	T _j = 25 °C	MAX	1.7	V
V _{TO} ⁽¹⁾	Threshold voltage	T _j = 125 °C	MAX	0.9	V
R _D ⁽¹⁾	Dynamic resistance	T _j = 125 °C	MAX	110	m Ω
I _{DRM} \	V	T _j = 25 °C	MAX	20	μΑ
	$V_{OUT} = V_{DRM} / V_{RRM}$	T _j = 125 °C	IVIAX	0.5	mA

^{1.} For both polarities of OUT pin referenced to COM pin

Table 5. Thermal resistances

Symbol	Para		Value	Unit	
D	lunction to case for full evole sine wa	wa canduction	2.6		
R _{th(j-c)}	Junction to case for full cycle sine wave conduction TO-220FPAB			4.6	°C/W
D	lunction to ambient		TO-220FPAB	60	*C/vv
$R_{th(j-a)}$	Junction to ambient	$S_{CU}^{(1)} = 0.5 \text{ cm}^2$	DPAK	70	

^{1.} S_{CU} = copper surface under tab

Figure 2. Maximum power dissipation versus on-state rms current





Figure 3. On-state rms current versus case temperature (full cycle)



Characteristics ACST4

Figure 4. On-state rms current versus ambient temperature (free air convection, full cycle)

Figure 5. Relative variation of thermal impedance versus pulse duration





Figure 6. Relative variation of gate trigger current (I_{GT}) and voltage (V_{GT}) versus junction temperature

Figure 7. Relative variation of holding current (I_H) and latching current (I_L) versus junction temperature








Figure 8. Surge peak on-state current versus number of cycles

Figure 9. Non repetitive surge peak on-state current and corresponding value of I²t versus sinusoidal pulse width






57

ACST4 Characteristics

Figure 10. On-state characteristics (maximum values)

Figure 11. Relative variation of critical rate of decrease of main current (dl/dt)_c versus junction temperature



(dl/dt)_C [T_j] / (dl/dt)_C [T_j = 125 °C]

8

7

6

5

4

3

2

1

0

25

50


75

100

125

Figure 12. Relative variation of static dV/dt immunity versus junction temperature (gate open)

Figure 13. Relative variation of leakage current versus junction temperature








Figure 14. Relative variation of the clamping voltage (V_{CL}) versus junction temperature (minimum values)

Figure 15. Thermal resistance junction to ambient versus copper surface under tab





2 Application information

2.1 Typical application description

The ACST4 device has been designed to control medium power load, such as AC motors in home appliances. Thanks to its thermal and turn off commutation performances, the ACST4 switch is able to drive an inductive load up to 4 A with no turn off additional snubber. It also provides high thermal performances in static and transient modes such as the compressor inrush current or high torque operating conditions of an AC motor. Thanks to its low gate triggering current level, the ACST4 can be driven directly by an MCU through a simple gate resistor as shown *Figure 16* and *Figure 17*.




Figure 16. Compressor control – typical diagrams




Figure 17. Universal drum motor control – typical diagram

2.2 AC line transient voltage ruggedness

In comparison with standard Triacs, which are not robust against surge voltage, the ACST4 is self-protected against over-voltage, specified by the new parameter V_{CL} . The ACST4 switch can safely withstand AC line transient voltages either by clamping the low energy spikes, such as inductive spikes at switch off, or by switching to the on state (for less than 10 ms) to dissipate higher energy shocks through the load. This safety feature works even with high turn-on current ramp up.


The test circuit of *Figure 18* represents the ACST4 application, and is used to stress the ACST switch according to the IEC 61000-4-5 standard conditions. With the additional effect of the load which is limiting the current, the ACST switch withstands the voltage spikes up to 2 kV on top of the peak line voltage. The protection is based on an overvoltage crowbar technology. The ACST4 folds back safely to the on state as shown in *Figure 19*. The ACST4 recovers its blocking voltage capability after the surge and the next zero current crossing. Such a non repetitive test can be done at least 10 times on each AC line voltage polarity.



 $R = 23 \ \Omega, \ L = 2 \ \mu H, \ Vsurge = 2 \ kV$ $Rg = 220 \ \Omega \ (ACST410-8), \ 68 \ \Omega \ (ACST435-8)$ Surge generator $2kV \ surge$ $Rgene \nearrow$ $Rgene \nearrow$

Figure 18. Overvoltage ruggedness test circuit for resistive and inductive loads for IEC 61000-4-5 standards

Figure 19. Typical current and voltage waveforms across the ACST4 during IEC 61000-4-5 standard test



ACST4 Package information

3 Package information

- Epoxy meets UL94, V0
- Cooling method: by conduction (C)
- Recommended torque (TO-220FPAB): 0.4 to 0.6 N⋅m

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.




Figure 20. TO-220FPAB dimension definitions

Package information ACST4

Table 6. TO-220FPAB dimension values

	Dimensions					
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	4.4		4.6	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
Е	0.45		0.70	0.018		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.70	0.045		0.067
F2	1.15		1.70	0.045		0.067
G	4.95		5.20	0.195		0.205
G1	2.4		2.7	0.094		0.106
Н	10		10.4	0.393		0.409
L2		16			0.63	
L3	28.6		30.6	1.126		1.205
L4	9.8		10.6	0.386		0.417
L5	2.9		3.6	0.114		0.142
L6	15.9		16.4	0.626		0.646
L7	9.00		9.30	0.354		0.366
Dia.	3.00		3.20	0.118		0.126

ACST4 Package information




Figure 21. DPAK dimension definitions

Note:


This package drawing may slightly differ from the physical package. However, all the specified dimensions are guaranteed.

Package information ACST4

Table 7. DPAK dimension values

			Dime	nsions		
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.18		2.40	0.086		0.094
A1	0.90		1.10	0.035		0.043
A2	0.03		0.23	0.001		0.009
b	0.64		0.90	0.025		0.035
b4	4.95		5.46	0.195		0.215
С	0.46		0.61	0.018		0.024
c2	0.46		0.60	0.018		0.023
D	5.97		6.22	0.235		0.244
D1	5.10			0.201		
Е	6.35		6.73	0.250		0.264
E1		4.32			0.170	
e1	4.40		4.70	0.173		0.185
Н	9.35		10.40	0.368		0.409
L	1.00		1.78	0.039		0.070
L2			1.27			0.05
L4	0.60		1.02	0.023		0.040
V2	0°		8°	0°		8°

Figure 22. Footprint (dimensions in mm)



ACST4 Ordering information

4 Ordering information

Figure 23. Ordering information scheme




Table 8. Ordering information

Order code	Marking	Package	Weight	Base Qty	Delivery mode
ACST410-8B		DPAK	1.5 g	50	Tube
ACST410-8BTR	ACST4108	DPAK	1.5 g	1000	Tape and reel
ACST410-8FP		TO-220FPAB	2.4 g	50	Tube
ACST435-8B		DPAK	1.5 g	50	Tube
ACST435-8BTR	ACST4358	DPAK	1.5 g	1000	Tape and reel
ACST435-8FP		TO-220FPAB	2.4 g	50	Tube

5 Revision history

Table 9. Document revision history

Date	Revision	Changes
Jan-2003	3A	Previous update.
04-Jul-2007	4	Reformatted to current standard. Added package.
18-Dec-2009	5	V _{DRM} /V _{RRM} updated to 800 V. Order codes updated.
02-Jun-2014	6	Updated DPAK package information and reformatted to current standard.
21-Oct-2014	7	Updated Table 2, Table 3, Table 4, Features and Description.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

47/