

Hardware Documentation

Logic PD // Products Published: June 2011

Last revised: December 2016

This document contains valuable proprietary and confidential information and the attached file contains source code, ideas, and techniques that are owned by Logic PD, Inc. (collectively "Logic PD's Proprietary Information"). Logic PD's Proprietary Information may not be used by or disclosed to any third party except under written license from Logic PD, Inc.

Logic PD, Inc. makes no representation or warranties of any nature or kind regarding Logic PD's Proprietary Information or any products offered by Logic PD, Inc. Logic PD's Proprietary Information is disclosed herein pursuant and subject to the terms and conditions of a duly executed license or agreement to purchase or lease equipment. The only warranties made by Logic PD, Inc., if any, with respect to any products described in this document are set forth in such license or agreement. Logic PD, Inc. shall have no liability of any kind, express or implied, arising out of the use of the Information in this document, including direct, indirect, special or consequential damages.

Logic PD, Inc. may have patents, patent applications, trademarks, copyrights, trade secrets, or other intellectual property rights pertaining to Logic PD's Proprietary Information and products described in this document (collectively "Logic PD's Intellectual Property"). Except as expressly provided in any written license or agreement from Logic PD, Inc., this document and the information contained therein does not create any license to Logic PD's Intellectual Property.

The Information contained herein is subject to change without notice. Revisions may be issued regarding changes and/or additions.

© Copyright 2016, Logic PD, Inc. All Rights Reserved.

# **Revision History**

REV	EDITOR	REVISION DESCRIPTION	SCHEMATIC PN & REV	APPROVAL	DATE
1	NIIV	- Proliminary Pologo	1017879	104	06/23/11
1	NJK	-Preliminary Release  -Official Release; -Throughout: Removed preliminary markings; updated baseboard references to Torpedo Launcher 3; - Section 1.2: Added PRCM to list; -Section 1.4: Added reference to DM3730/AM3703 Torpedo SOM Thermal Management WP; -Section 2.3.2: Updated section to point to Torpedo SOM Mechanical Hold-Down Scenarios WP in place of Appendix B; -Table 2.3: Added note 3; -Table 3.2: Updated idle and suspend power numbers for DM3730 Android Gingerbread 2.3.4 BSP v1.2 and DM37x Linux BSP v2.1-0; added note 7; -Section 4.8: Added S-video to features list; -Section 5.2.1: Added important note; -Section 5.6: Changed section name to power supplies; added information regarding the availability of VIO_1V8 as a reference voltage; -Section 5.7.1: Added information about how T2_REGEN can be used to control power for external power ICs or LDOs; -Added Section 5.7.2; -Added Section 5.7.2; -Added Section 5.8, 5.8.1, 5.8.2, 5.8.3, and 5.8.4; -Section 7.2: Added note 4 to pin out table; updated description for J2.17; corrected Ball BGA numbers for J2.95, J2.97, and J2.100; corrected function for J2.95 and J2.97; -Appendix A: Included updated mechanical drawing that	Rev A	JCA	06/23/11
Α	SO, NJK	includes connector pin orientations; -Removed Appendix B  -Table 3.2: Updated idle and suspend power numbers for DM3730/AM3703 Android Gingerbread 2.3.4 BSP v1.4 and DM37x Linux BSP v2.3-2; -Section 4.6: Added note that proper USB adapter cable is necessary for USB 2.0 OTG to function as host; added link to Digi-Key adapter cable that supports host function; -Section 7: Added note regarding purpose of I/O column in pin description tables; -Section 7.1: Added processor pin for MCBSP3_DR (J1:77) to pinout table; -Section 7.2: Changed I/O column to input only for the non-default signals on J2:55, J2:57, J2:61, and J2:63; changed the I/O to output only for the non-default signals on J2:65, J2:67, J2:69, and J2:71; -Table Table 7.2: Changed I/O column to input only for the non-default signals on J2:55, J2:57, J2:61, and J2:63; changed the I/O to output only for the non-default signals	1017879 Rev A	NJK, RAH	08/06/12
В	SO, NJK	on J2:65, J2:67, J2:69, and J2:71 -Section 7.1: Added note to description for pin J1.88 that	Rev B	BSB, RAH	03/14/13
С	SO	it is used by software to control audio mute circuit on Torpedo Launcher 3 Baseboard	1017879 Rev B	RAH, NJK	07/03/13
D	SO	-Throughout: Updated template; updated links for new support site; -Table 3.2: Updated idle and suspend power numbers for DM3730 Android Ice Cream Sandwich 4.0.4 BSP v1.0-4 and DM37x Linux BSP v2.4-2; -Added Section 2.3.3 regarding pick and place recommendations	1017879 Rev B	RAH	11/20/13

REV	EDITOR	REVISION DESCRIPTION	SCHEMATIC PN & REV	APPROVAL	DATE
E	SO	-Added Section 2.3.4 regarding recommended insertion procedures to ensure correct insertion of SOM	1017879 Rev B	RAH	12/18/13
F	BSB	-Section 7.1, 0, and 7.3: Changed I/O column from O to OD for J2.17, J2.65, J2.67, J2.69 and J2.71. Updated signal description column for J2.65, J2.67, J2.69 and J2.71 to include open-drainSection 7.1: Fixed J1.76 to show connection ball K27 connects to the DM37x/AM37x processor.	1017879 Rev B	BSB, JMC	09/02/14
G	AF, BSB	- Added reset state to the connector pin description tables in section 7.	1017879 Rev B	AF, JMC	02/10/14
Н	BSB	- Updated J2.20 reset state in tables in section 7 Add Note 4 to J1 to indicate audio nets to PMIC are not tested -Appendix A: Update mechanical drawing to add note about SOM connector placement tolerance.	1017879 Rev B	AF, BSB, JMC	12/13/16

Please check the  $\underline{\text{Logic PD support site}}^1$  for the latest revision of this hardware specification and other documentation.

\_

<sup>&</sup>lt;sup>1</sup> http://support.logicpd.com/Home.aspx

# **Table of Contents**

1			luction	
	1.1		oduct Overview	
	1.2	2 Abl	breviations, Acronyms, & Definitions	1
	1.3		ope of Document	
	1.4	4 Add	ditional Documentation Resources	2
2			onal Specification	
_	2.1		ocessor	
		2.1.1	DM3730 Processor Highlights	
			AM3703 Processor Highlights	
	2.2		rpedo SOM Interface	
	2.3	_	chanical Specifications	
		2.3.1	DM3730/AM3703 Torpedo SOM Mechanical Drawings	
	_	2.3.2	Example DM3730/AM3703 Torpedo SOM Retention Methods	7
	2	2.3.3	Pick and Place Recommendations	7
	2	2.3.4	Insertion Procedures	7
	2.4	4 Ter	mperature Specifications	8
3			ical Specification	
4			neral Specification 1	
-	4.1		ocks	
	4.2		mory	
		4.2.1	Package on Package Memory (Mobile DDR and NAND)	
		4.2.2		
	4.3		dio Codec	
	4.4		splay Interface	
	4.5		rial Interfaces	
		4.5.1	UARTA	
			UARTB	
		4.5.3	UARTC1	
		4.5.4	McSPI1	
	2	4.5.5	I2C1	
		4.5.5		
	4.6	5 US	B Interface	.4
	4.7		neral Purpose I/O1	
	4.8		pansion/Feature Options1	
5	9	Syster	n Integration 1	5
	5.1	1 Co	nfiguration	. 5
	5.2	2 Res	sets1	5
	ŗ	5.2.1		
	ŗ	5.2.2		
	5.3		rerrupts	
	5.4		AG Debugger Interface	
	5.5		M Adapter Interface	
	5.6		wer Supplies	
		5.6.1	MAIN BATTERY	
		5.6.2	BACKUP BATT	
	5.7		stem Power Management	
	_		T2 REGEN	
		5.7.1 5.7.2		
			PWRON	
	5.8		ocessor Power Management1	
		5.8.1	Dynamic Voltage and Frequency Scaling	
		5.8.2	Adaptive Voltage Scaling	
		5.8.3	Dynamic Power Switching1	
		5.8.4	Static Power Consumption Management	
	5.9		ot Modes1	
			D Considerations1	
6			ry & I/O Mapping1	
7	ſ	Pin De	escriptions & Functions2	0

Apper	ndix A: Mechanical Drawings	42
7.3	Configurable Pins	36
7.2	J2 Connector 100-Pin Descriptions	29
7.1	J1 Connector 100-Pin Descriptions	20

# **Table of Figures**

Figure 2.1: DM3730 Processor Block Diagram Figure 2.2: AM3703 Processor Block Diagram Figure 2.3: DM3730/AM3703 Torpedo SOM Block Diagram	4 5 6
Table of Tables	
Table 2.1: Mechanical Characteristics of SOM	6
Table 2.2: Baseboard Mating Connectors	7
Table 2.3: Temperature Characteristics of SOM	8
Table 3.1: Absolute Maximum Ratings	9
Table 3.2: Recommended Operating Conditions	
Table 4.1: Processor Clock Specifications	11
Table 5.1: Signals for Multiple Boot Sources	19
Table 6.1: Chip Select Signals	
Table 7.1: Feature Gain/Loss through Customization	37
Table 7.2: Configurable J1 and J2 Connector Pins	37

#### 1 Introduction

#### 1.1 Product Overview

The DM3730/AM3703 Torpedo System on Module (SOM) is an ultra-compact form factor based on Texas Instruments' DaVinci™ DM3730 and Sitara™ AM3703 processors.

The DM3730/AM3703 Torpedo SOM occupies less than one square inch, but boasts PC-like speeds up to 1 GHz with long battery life. Partnered with such high performance is a startlingly low power consumption of less than 5 mW when in suspend state. This balance of speed and power is accomplished through Logic PD's vast system design experience; understanding the most detailed workings of each component and their interaction with one another creates a product that operates at optimal efficiency.

By remaining footprint compatible with Logic PD's existing OMAP35x Torpedo SOM, the DM3730/AM3703 Torpedo SOM extends the roadmaps of existing products and provides an upgrade path from today's products to future technologies.

The ultra-compact DM3730/AM3703 Torpedo SOM is an ideal off-the-shelf solution for applications in markets where space is a premium. From point-of-care medical devices to hand-held radios to mobile Internet devices, the DM3730/AM3703 Torpedo SOM allows for the powerful versatility and compact designs needed in today's market-changing products.

The Zoom™ DM3730 Torpedo Development Kit includes all of the necessary accessories to immediately begin development, helping customers deliver their products to market sooner.

## 1.2 Abbreviations, Acronyms, & Definitions

ADC	Analog to Digital Converter
BSP	Board Support Package
BTB	Board-to-Board
DDR	Double Data Rate (RAM)

DDR Double Data Rate (RAM)
DMA Direct Memory Access
ESD Electrostatic Discharge
FIFO First In First Out

GPIO General Purpose Input Output
GPMC General Purpose Memory Controller

GPO General Purpose Output
I2C Inter-Integrated Circuit
I2S Inter-Integrated Circuit Sound

IC Integrated Circuit
I/O Input/Output
IRQ Interrupt Request
LCD Liquid Crystal Display
LDO Low Dropout (Regulator)

McBSP Multi-channel Buffered Serial Port

OTG On-the-Go (USB)
PCB Printed Circuit Board

PCMCIA Personal Computer Memory Card International Association (PC Cards)

PHY Physical Layer
PLL Phase Lock Loop
PoP Package on Package

PRCM Power Reset Clock Manager PWM Pulse Width Modulation

RTC Real Time Clock

SDIO Secure Digital Input Output

SDRAM Synchronous Dynamic Random Access Memory

SOM System on Module Synchronous Serial Port SSP

Standard Programming Interface SPI Super-Twisted Nematic (LCD) STN Thin Film Transistor (LCD) TFT

ΤI **Texas Instruments** TSC Touch Screen Controller Transistor-Transistor Logic TTL

UART Universal Asynchronous Receive Transmit

#### 1.3 **Scope of Document**

This hardware specification is unique to the design and use of the DM3730/AM3703 Torpedo SOM as designed by Logic PD and does not intend to include information outside of that scope. Detailed information about the Texas Instruments (TI) DM3730/AM3703 processors or any other device component on the SOM can be found in their respective manuals and specification documents. Please see Section 1.4 for additional resources.

#### 1.4 **Additional Documentation Resources**

The following documents or documentation resources are referenced within this hardware specification.

- TI's <u>DM3730</u>, <u>DM3725 Digital Media Processors Datasheet</u><sup>2</sup>
- TI's AM3715, AM3703 Sitara ARM Microprocessors Datasheet3
- TI's AM/DM37x Multimedia Device Technical Reference Manual (TRM)<sup>2</sup>
- TI's TPS65950 Data Manual4
- TI's TPS65950 OMAP Power Management and System Companion Device TRM4
- USB 2.0 Specification,<sup>5</sup> available from USB.org
- Logic PD's WP 491 DM3730/AM3703 Torpedo SOM Thermal Management<sup>6</sup>
- Logic PD's LogicLoader v2.5 User Guide
- Logic PD's WP 419 Torpedo SOM Mechanical Hold-Down Scenarios8
- Logic PD's Design Files (BOM, Schematic, and Layout) for all boards included in the development kit (baseboard, SOM, LCD), as well as all standard configuration SOMs. Sign into your account on Logic PD's support site<sup>9</sup> to access the files.

PN 1020034H

<sup>&</sup>lt;sup>2</sup> http://focus.ti.com/docs/prod/folders/print/dm3730.html#technicaldocuments

<sup>&</sup>lt;sup>3</sup> http://focus.ti.com/docs/prod/folders/print/am3703.html#technicaldocuments

<sup>4</sup> http://focus.ti.com/docs/prod/folders/print/tps65950.html#technicaldocuments

<sup>&</sup>lt;sup>5</sup> http://www.usb.org/developers/docs/

<sup>6</sup> http://support.logicpd.com/DesktopModules/Bring2mind/DMX/Download.aspx?portalid=0&EntryId=605

<sup>7</sup> http://support.logicpd.com/DesktopModules/Bring2mind/DMX/Download.aspx?portalid=0&EntryId=1346

<sup>8</sup> http://support.logicpd.com/DesktopModules/Bring2mind/DMX/Download.aspx?portalid=0&EntryId=984

<sup>9</sup> http://support.logicpd.com/Home.aspx

## 2 Functional Specification

#### 2.1 Processor

The Torpedo SOM uses TI's DaVinci™ DM3730 and Sitara™ AM3703 processors. The DM3730 is viewed as the superset configuration; the AM3703 does not include a DSP core or graphics accelerator.

#### 2.1.1 DM3730 Processor Highlights

This list comes from TI's <u>DM3730 Digital Media Processor product page</u>. <sup>10</sup> See TI documentation for more details.

- Compatible with OMAP<sup>™</sup> 3 Architecture
- ARM® microprocessor (MPU) Subsystem
  - □ Up to 1-GHz ARM® Cortex™-A8 Core, Also supports 300, 600, and 800-MHz
     □ NEON SIMD Coprocessor
  - High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem
    - □ Up to 800-MHz TMS320C64x+<sup>™</sup> DSP Core
    - Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
    - □ Video Hardware Accelerators
- POWER SGX™ Graphics Accelerator (DM3730 only)
  - ☐ Tile Based Acrchitecture Delivering up to 20 MPoly/sec
  - □ Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
  - ☐ Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
  - Fine Grained Task Switching, Load Balancing, and Power Management
  - Programmable High Quality Image Anti-Aliasing
- Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+<sup>™</sup> DSP Core
  - Eight Highly Independent Functional Units
  - □ Six ALUs (32-/40-Bit); Each Supports Single 32- bit, Dual 16-bit, or Quad 8-bit, Arithmetic per Clock Cycle
  - □ Two Multipliers Support Four 16 × 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 × 8-bit Multiplies (16-Bit Results) per Clock Cycle
  - □ Load-Store Architecture With Non-Aligned Support

\_

<sup>10</sup> http://focus.ti.com/docs/prod/folders/print/dm3730.html




Figure 2.1: DM3730 Processor Block Diagram

**NOTE:** The block diagram pictured above comes from TI's *DM3730, DM3725 Digital Media Processors Datasheet.* 

#### 2.1.2 AM3703 Processor Highlights

This list comes from TI's <u>AM3703 Digital Media Processor product page</u>. <sup>11</sup> See TI documentation for more details.

- Compatible to OMAP<sup>™</sup> 3 Architecture
- MPU Subsystem
  - □ Up to 1-GHz Sitara<sup>™</sup> ARM® Cortex<sup>™</sup>-A8 Core Also supports 300, 600, and 800-MHz operation
  - □ NEON SIMD Coprocessor

\_

<sup>11</sup> http://focus.ti.com/docs/prod/folders/print/am3703.html




Figure 2.2: AM3703 Processor Block Diagram

**NOTE:** The block diagram pictured above comes from TI's *AM3715, AM3703 Sitara ARM Microprocessors Datasheet*.

## 2.2 Torpedo SOM Interface

Logic PD's common Torpedo SOM interface allows for easy migration to new processors and technology. Logic PD is constantly researching and developing new technologies to improve performance, lower cost, and increase feature capabilities. By using the common Torpedo SOM footprint, it may be possible to take advantage of Logic PD's work without having to re-spin the old design.

In fact, encapsulating a significant amount of your design onto the Torpedo SOM reduces any long-term risk of obsolescence. If a component on the Torpedo SOM design becomes obsolete, Logic PD will design for an alternative part that is transparent to your product. Furthermore,

Logic PD tests all SOMs prior to delivery, decreasing time-to-market and ensuring a simpler and less costly manufacturing process. <u>Contact Logic PD</u><sup>12</sup> for more information.




Figure 2.3: DM3730/AM3703 Torpedo SOM Block Diagram

## 2.3 Mechanical Specifications

Table 2.1: Mechanical Characteristics of SOM

Parameter	Min	Typical	Max	Unit	Notes
Dimensions	_	15.0 x 27.0 x 3.8		mm	-
Weight	_	1.96	_	Grams	1
Connector Insertion/Removal	_	30	_	Cycles	_

#### **TABLE NOTES:**

1. May vary depending on SOM configuration.

-

<sup>12</sup> http://support.logicpd.com/TechnicalSupport/AskAQuestion.aspx

The DM3730/AM3703 Torpedo SOM connects to a PCB baseboard through two 100-pin board-to-board (BTB) socket connectors.

Table 2.2: Baseboard Mating Connectors

Ref Designator	Manufacturer	Torpedo Connector P/N	Mating Connector P/N
J1, J2	Hirose	DF40C-100DP-0.4V(51)	DF40C-100DS-0.4V(51)

#### 2.3.1 DM3730/AM3703 Torpedo SOM Mechanical Drawings

Please see Appendix A for mechanical drawings of the DM3730/AM3703 Torpedo SOM and recommended baseboard footprint layout.

#### 2.3.2 Example DM3730/AM3703 Torpedo SOM Retention Methods

Logic PD has developed several methods to secure the DM3730/AM3703 Torpedo SOM in an end product. For mechanical drawings of these example retention methods, please see the WP 419 Torpedo SOM Mechanical Hold-Down Scenarios.

#### 2.3.3 Pick and Place Recommendations

The connectors for the DM3730/AM3703 Torpedo SOM can be difficult for standard pick and place machines. Follow the recommendations below to ensure straight connectors during assembly.

- Modify the size of the pick and place nozzle. The correct size for the DS connector is .99 mm.
- Place the nozzle during pick on the indentation in the connector made for the nozzle.
- Slow the horizontal velocity when moving and the rotation speed when making turns.
   Excessive speeds can cause the connector to slip on the nozzle, placing the connector out of alignment.

#### 2.3.4 Insertion Procedures

The Hirose connector used on the DM3730/AM3703 Torpedo SOM is not keyed. Incorrect insertion will damage the SOM. To guarantee correct insertion direction, please follow the recommendations below.

- On the baseboard silkscreen, add outlines of the processor and the top side debug connector.
- Add a picture of the correct insertion direction to any technical instructions and post a copy of the picture above workstations where insertion is completed.

## 2.4 Temperature Specifications

Table 2.3: Temperature Characteristics of SOM

Parameter	Min	Typical	Max	Unit	Notes
Commercial Operating Temperature	0	25	70	°C	1
Industrial Operating Temperature	-40	25	85	°C	2, 3
Storage Temperature	-40	25	85	°C	_

#### **TABLE NOTES:**

- 1. Junction temperature of the DM3730/AM3703 processor must stay below 90°C.
- 2. Junction temperature of the DM3730/AM3703 processor must stay below 105°C.
- 3. Junction temperature of the DM3730/AM3703 processor must stay below  $90^{\circ}\text{C}$  in OPP130 or OPP1G.

## 3 Electrical Specification

Table 3.1: Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
DC Main Battery Input Voltage	MAIN_BATTERY	0.0 to 4.5	V
DC USB1_VBUS Input Voltage	USB1_VBUS	0.0 to 7.0	V
RTC Backup Battery Voltage	BACKUP_BATT	0.0 to 3.3	V

**NOTE:** These stress ratings are only for transient conditions. Operation at, or beyond, absolute maximum rating conditions may affect reliability and cause permanent damage to the DM3730/AM3703 Torpedo SOM and its components.

Table 3.2: Recommended Operating Conditions

Parameter	Min	Typical	Max	Unit	Notes
DC Main Battery Input Voltage	2.7* (see note 5)	3.3	4.5	V	5
DC Main Battery Idle Power, Android	_	262.0	_	mW	2
DC Main Battery Idle Power, Linux	_	263.9	_	mW	3
DC Main Battery Suspend Power, Android	_	_	9.2	mW	2,7
DC Main Battery Suspend Power, Linux	_	_	8.0	mW	3,7
DC USB1_VBUS Input Voltage	4.4	5.0	7.0	V	_
DC RTC Backup Battery Voltage	1.8	3.2	3.3	V	_
Input Signal High Voltage	0.65 x VREF	_	VREF	V	4, 6
Input Signal Low Voltage	-0.3	_	0.35 x VREF	V	4, 6
Output Signal High Voltage	VREF - 0.2	_	VREF	V	4, 6
Output Signal Low Voltage	GND	_	0.2	V	6

## **TABLE NOTES:**

- 1. General note: CPU power rails are sequenced on the SOM.
- 2. Running the DM3730 Ice Cream Sandwich 4.0.4 BSP v1.0-4 on the standard DM3730 Torpedo SOM configuration included in the Zoom DM3730 Torpedo Development Kit. Idle power was measured at the home screen after a fresh boot. Suspend power was measured after pressing the S2 button to enter suspend. Wattson<sup>TM</sup>, Logic PD's power measurement and performance monitoring application, was used to record all numbers.
- 3. Running the DM37x Linux BSP v2.4-2 on the standard DM3730 Torpedo SOM configuration included in the Zoom DM3730 Torpedo Development Kit. Idle power was measured at the home screen after a fresh boot. Suspend power was measured after pressing the S2 button to enter suspend. Wattson™, Logic PD's power measurement and performance monitoring application, was used to record all numbers.

- 4. VREF represents the peripheral I/O supply reference for the specific CPU voltage rail.
- 5. 2.7V is the minimum threshold for the battery at which the device will turn OFF. However, the minimum voltage at which the device will power ON (if PWRON does not have a switch and is connected to MAIN\_BATTERY) is 3.2V ±100mV, assuming battery plug-in as the device switch on event. If PWRON has a switch then 3.2V is the minimum for the device to turn ON.
- 6. The exact minimum and maximum values depend on the specific pin being referenced. Please refer to TI's DM3730, DM3725 Digital Media Processors Datasheet and TPS65950 Data Manual for exact values.
- 7. Suspend power numbers were taken with the versions of Logic PD's BSPs noted above in notes 2 and 3. Logic PD is continually improving the suspend power consumption through software updates. Logic PD's BSPs are also written for general use cases; the BSP may be further customized to offer lower suspend power numbers. Please contact Logic PD for more information on low-power software offerings.

## 4 Peripheral Specification

#### 4.1 Clocks

The DM3730/AM3703 processors require an oscillator and crystal to enable proper internal timing. A 26.000 MHz oscillator is used to generate many of the processor's internal clocks via a series of Phase Lock Loops (PLLs) and signal dividers. To generate the core CPU clock, the 26.000 MHz signal is run through a Digital PLL controlled by the PRCM registers. Divisors are used to divide down the internal bus frequency to set the LCD, memory controller, camera interface, etc.

**IMPORTANT NOTE:** Please see TI's *AM/DM37x Multimedia Device TRM* for additional information about processor clocking.

The second required crystal runs at 32.768 kHz and is connected directly to the TPS65950 PMIC. The 32.768 kHz clock is used for PMIC and CPU start-up and as a reference clock for the real time clock (RTC) Module.

The CPU's microcontroller core clock speed is initialized by software on the DM3730/AM3703 Torpedo SOM. The SDRAM bus speed is set at 200 MHz in LogicLoader. Other clock speeds, such as core speed and specific serial baud rates, can be supported and modified in software for specific user applications.

The DM3730/AM3703 Torpedo SOM provides an external bus clock, uP\_BUS\_CLK. This clock is driven by the GPMC\_CLK pin.

DM3730/AM3703 Processor Signal Name	DM3730/AM3703 Torpedo SOM Net Name	Default Software Value in LogicLoader
CORE	N/A	Up to 1 GHz
SDRC_CLK	N/A	200 MHz
GPMC_CLK	uP_BUS_CLK	Not configured

Table 4.1: Processor Clock Specifications

## 4.2 Memory

#### 4.2.1 Package on Package Memory (Mobile DDR and NAND)

The DM3730/AM3703 processors use Package-on-Package (PoP) technology to stack BGA memory devices on top of the CPU BGA. The processors use a 32-bit memory bus to interface to mobile DDR (mDDR) SDRAM and a 16-bit memory bus to interface to NAND.

Logic PD's default memory configuration on the DM3730/AM3703 Torpedo SOM is 256 MB mDDR and 512 MB NAND.

#### 4.2.2 External Memory

It is possible to expand the system's non-volatile storage capability by adding external flash ICs, SD memory, CompactFlash, or NAND flash. Please <u>contact Logic PD</u> for other possible peripheral designs.

#### 4.3 Audio Codec

The DM3730/AM3703 processors have multiple Multi-channel Buffered Serial Port (McBSP) interfaces that support PCM and I2S formats. Both PCM and I2S serial paths drive the built-in TPS65950 audio codec. From the TPS65950 PMIC, the outputs are CODEC\_OUTL and CODEC\_OUTR; these signals are available from the expansion connectors.

The codec in the TPS65950 PMIC performs up to full-duplex codec functions and supports variable sample rates from 8–96k samples per second. See the "Audio" chapter in TI's TPS65950 OMAP Power Management and System Companion Device TRM for more information.

**NOTE:** The DM3730/AM3703 Torpedo SOM also offers alternate serial interfaces for other codec devices. If you are looking for a different codec option, Logic PD has previously interfaced different high-performance audio codecs into other SOMs. <u>Contact Logic PD</u> for assistance in selecting an appropriate audio codec for your application.

## 4.4 Display Interface

The DM3730/AM3703 processors have a built-in LCD controller supporting STN, color STN, and TFT panels at a resolution of up to HD 720p,  $1280 \times 720 \times 24$ -bit color. See TI's AM/DM37x Multimedia Device TRM for additional information on the integrated LCD controller.

The signals from the DM3730/AM3703 LCD controller are organized by bit and color and can be interfaced through the SOM J1 and J2 connectors (see Section 7). Logic PD has written drivers for panels of different types and sizes. Please <u>contact Logic PD</u> before selecting a panel for your application.

**IMPORTANT NOTE:** Using the internal graphics controller will affect processor performance. Selecting display resolutions and color bits per pixel will vary processor busload.

#### 4.5 Serial Interfaces

The DM3730/AM3703 Torpedo SOM comes with the following serial channels: UARTA, UARTB, UARTC, three SPI ports, two MCBSP, and two I2C ports. If additional serial channels are required, please contact Logic PD for reference designs. Please see TI's AM/DM37x Multimedia Device TRM for additional information regarding serial communications.

#### 4.5.1 UARTA

UARTA has been configured as the main DM3730/AM3703 Torpedo SOM serial port based on the processor UART1. It is an asynchronous 16C750-compatible UART. This UART provides a high-speed serial interface that uses 64 byte First In / First Out (FIFO) and is capable of

sending and receiving serial data simultaneously. The signals from the DM3730/AM3703 Torpedo SOM are 1.8V Transistor-Transistor Logic (TTL) level signals, not RS232 level signals. The end-product design must provide an external RS232 transceiver for RS232 applications. Logic PD has provided an example reference design in the *Torpedo Launcher 3 Baseboard Schematics*. When choosing an RS232 transceiver, the designer should keep in mind cost, availability, ESD protection, and data rates.

The UARTA baud rate is set to a default 115.2 Kbits/sec, though it supports most common serial baud rates.

#### 4.5.2 UARTB

Serial Port UARTB (processor UART3) is an asynchronous 16C750-compatible UART. This UART is a high-speed serial interface that uses FIFO and is capable of sending and receiving serial data simultaneously. The signals from the DM3730/AM3703 Torpedo SOM are 1.8V TTL level signals, not RS232 level signals. The UARTB baud rate can also be set to most common serial baud rates.

#### 4.5.3 UARTC

Serial port UARTC (processor UART2) is an asynchronous 16C750-compatible UART. This UART is a high-speed serial interface that uses FIFO and is capable of sending and receiving serial data simultaneously. The signals from the DM3730/AM3703 Torpedo SOM are 1.8V TTL level signals, not RS232 level signals. The UARTC baud rate can also be set to most common serial baud rates.

#### 4.5.4 McSPI

The DM3730/AM3703 Torpedo SOM provides three external SPI ports with multiple chip selects. Additional SPI ports are available through different resistor populations. Please see Table 7.1 for more information.

#### 4.5.5 I2C

The DM3730/AM3703 Torpedo SOM supports two dedicated external I2C ports. The clock and data signals for the I2C2 and I2C3 ports have 4.7K ohm pull-up resistors. Please see TI's *AM/DM37x Multimedia Device TRM* for additional information.

#### 4.5.5.1 Reserved I2C Addresses

The DM3730/AM3703 Torpedo SOM contains a product ID chip that connects to the I2C bus. Logic PD software uses this product ID chip to determine hardware version information. As a result, the 7-bit I2C addresses listed below are used by the product ID chip and must be avoided in custom designs:

- **101 1000**
- **101 1001**
- **101 1010**
- **101 1011**
- **101 1100**
- **101 1101**

#### 4.6 USB Interface

The DM3730/AM3703 Torpedo SOM supports one USB 2.0 OTG port, which can function as a host or device/client. In order to for the port to operate as a host, a proper adapter cable must be used; Logic PD recommends one similar to the USB adapter cable by <u>Digi-Key</u><sup>13</sup> (part number 10-00003-ND).

The port can operate at up to 480 Mbit/sec. The USB controller for the OTG port is internal to the processor; an external PHY built into the TPS65950 PMIC supports the OTG port. For more information on using the OTG interfaces, please see TI's AM/DM37x Multimedia Device TRM.

**IMPORTANT NOTE:** In order to correctly implement USB on the DM3730/AM3703 Torpedo SOM, additional impedance matching circuitry may be required on the USB1\_D+ and USB1\_D-signals before they can be used. USB 2.0 requirements specify the signals must be routed as differential pairs with 90 ohm differential impedance. Refer to the *USB 2.0 Specification* for detailed information.

## 4.7 General Purpose I/O

Logic PD designed the DM3730/AM3703 Torpedo SOM to be flexible and provide multiple options for analog and digital GPIO. There are numerous digital GPIO pins on the DM3730/AM3703 Torpedo SOM that interface to the DM3730/AM3703 processor and TPS65950 PMIC; please see Section 7 for more information. If certain peripherals are not desired, such as the LCD controller, chip selects, IRQs, or UARTs, then more GPIO pins become available.

**DESIGN NOTE:** Due to buffer strength, an external serial resistor must be connected to the BGA balls where GPIO\_120 through GPIO\_127 and GPIO\_129 are muxed with MMC/SIM signals. See "Section 25.2" in TI's *DM3730*, *DM3725 Digital Media Processors TRM* for additional information.

#### 4.8 Expansion/Feature Options

The DM3730/AM3703 Torpedo SOM was designed for expansion and a variable feature set, providing all the necessary control signals and bus signals to expand the user's design. It is possible for a user to expand the DM3730/AM3703 Torpedo SOM's functionality even further by adding host bus devices. Some features that are implemented on the DM3730/AM3703 processors, but are not discussed herein, include: RTC, pulse width modulation (PWM), Secure Digital, MMC cards, SDIO cards, graphics accelerator, DSP codecs, Image Processing Unit, S-video, 1-wire interface, and the debug module. See TI's AM/DM37x Multimedia Device TRM and Logic PD's DM3730/AM3703 Torpedo SOM Schematics for more details. Logic PD has experience implementing additional options, including other audio codecs, Ethernet ICs, co-processors, and components on SOMs. Please contact Logic PD for potential reference designs before selecting your peripherals.

-

 $<sup>\</sup>frac{13 \text{ http://www.digikey.com/scripts/DkSearch/dksus.dll?WT.z header=search } go&lang=en\&keywords=10-00003-ND&x=0&y=0\&cur=USD$ 

## 5 System Integration

#### 5.1 Configuration

The DM3730/AM3703 Torpedo SOM was designed to meet multiple applications for users with specific design and budget requirements. As a result, this DM3730/AM3703 Torpedo SOM supports a variety of embedded operating systems and hardware configurations. Please contact Logic PD if you have additional hardware configurations to meet your specific application needs.

#### 5.2 Resets

The DM3730/AM3703 Torpedo SOM has a reset input (MSTR\_nRST) and a reset output (SYS\_nRESWARM). External devices can drive MSTR\_nRST low to assert reset to the product. The DM3730/AM3703 Torpedo SOM uses SYS\_nRESWARM to indicate to other devices that the DM3730/AM3703 Torpedo SOM is in reset.

#### 5.2.1 Master Reset (MSTR\_nRST)—Reset Input

Logic PD suggests that custom designs implementing the DM3730/AM3703 Torpedo SOM use the MSTR\_nRST signal as the "pin-hole" reset used in commercial embedded systems. The MSTR\_nRST triggers a power-on reset event in the processor and resets the entire CPU.

A low pulse on the MSTR\_nRST signal, asserted by an external source (for example, the reset button on the custom design application), will bring MSTR\_nRST low until the assertion source is de-asserted. There is no delay beyond the de-assertion of the external MSTR\_nRST signal source, so the custom design must ensure that the assertion time is sufficient for all related peripherals.

Logic PD suggests that for any external assertion source that triggers the MSTR\_nRST signal, analog or digital, de-bouncing should be used to generate a clean, one-shot reset signal.

**IMPORTANT NOTE:** MSTR\_nRST does not reset the TPS65950 PMIC; the TPS65950 is only reset by removing power from the SOM. Any custom reset circuit design should guard against the assertion of the reset lines during a low-power state. This is because some of the critical system power rails may have been turned off in the TPS65950 when entering the low-power state; toggling the MSTR\_nRST line will reset the processor, but not the TPS65950, leaving some of the critical system power rails off.

#### 5.2.2 SOM Reset (SYS\_nRESWARM)—Reset output

All hardware peripherals should connect their hardware-reset pin to the SYS\_nRESWARM signal on the SOM's J2 connector. Internally, all DM3730/AM3703 Torpedo SOM peripheral hardware reset pins are connected to the SYS\_nRESWARM net.

## 5.3 Interrupts

The DM3730/AM3703 processors incorporate the ARM Cortex-A8 interrupt controller which provides many inter-system interrupt sources and destinations. Most external GPIO signals can also be configured as interrupt inputs by configuring their pin control registers. Logic PD BSPs setup and process all onboard system and external DM3730/AM3703 Torpedo SOM interrupt sources. Refer to TI's AM/DM37x Multimedia Device TRM for additional information on using interrupts.

## 5.4 JTAG Debugger Interface

The JTAG connection to the DM3730/AM3703 Torpedo SOM allows recovery of corrupted flash memory, real-time application debug, and DSP development (on the DM3730 processor). There are several third-party JTAG debuggers available for TI microcontrollers. The following signals make up the JTAG interface to the DM3730/AM3703 processor: TDI, TMS, TCK, TDO, nTRST, RTCK, EMU0, and EMU1. These signals are routed to reference designator J5 on the SOM.

**IMPORTANT NOTE:** When laying out the 20-pin connector, realize that it may not be numbered as a standard 20-pin 0.1" insulation displacement connector (IDC) through-hole connector. See the ETM Adapter Board reference design for further details. Each JTAG tool vendor may define the 20-pin IDC connector pin-out differently.

## 5.5 ETM Adapter Interface

The Embedded Trace Macrocell (ETM) interface signals are available through connector J5 on the DM3730/AM3703 Torpedo SOM. Logic PD developed an adapter board—included with the Zoom DM3730 Torpedo Development Kit—that converts the available signals on J5 to the standard Mictor connector interface used by most common third-party ETM tool providers. The connector supports ETM\_D[15:0], ETM\_CLK, ETM\_CTL, and the JTAG signals listed in Section 5.4.

#### **5.6 Power Supplies**

In order to ensure a flexible design, the DM3730/AM3703 Torpedo SOM has the following power areas: MAIN\_BATTERY and BACKUP\_BATT. All power areas are inputs to the DM3730/AM3703 Torpedo SOM. The module also provides VIO\_1V8 as a reference voltage. It may be used to supply up to 200 mA of power, although using an external supply is recommended.

## 5.6.1 MAIN\_BATTERY

The MAIN\_BATTERY input is the main source of power for the DM3730/AM3703 Torpedo SOM. This input expects a voltage within typical single lithium-ion battery limits which generally operate from 2.7V to 4.2V. The TPS65950 power management controller takes the MAIN\_BATTERY rail input and creates all onboard voltages. If MAIN\_BATTERY is taken away, the processor cannot be woken up and has to go through a power-on reset sequence once MAIN\_BATTERY returns.

#### 5.6.2 BACKUP\_BATT

The BACKUP\_BATT power rail is used to power the onboard TPS65950 PMIC, power management state machine, and RTC circuit when MAIN\_BATTERY is not present. Always power this rail to maintain the clock and power state of the product. A lithium-ion coin cell typically supplies power to this rail. The TPS65950 PMIC overrides this input when MAIN\_BATTERY is applied.

#### **5.7** System Power Management

Good power management design is important in any system development and embedded system design is no exception. In embedded system design, power management is typically one of the most complicated areas due to the dramatic effect it has on product cost, performance, usability, and overall customer satisfaction. Many factors affect a power-efficient hardware design: power supply selection (efficiency), clocking design, IC and component selection, etc. The DM3730/AM3703 Torpedo SOM was designed with these aspects in mind, while also providing maximum flexibility in software and system integration.

On the DM3730/AM3703 Torpedo SOM, there are many different software configurations that drastically affect power consumption: microcontroller core clock frequency; bus clock frequency; peripheral clocks; bus modes; power-management states; peripheral power states and modes; product user scenarios; interrupt handling; and display settings (resolution, backlight, refresh, bits per pixel, etc). These settings are typically initialized in the startup software routines and may be modified later in the operating system and application software. Information for these items can be found in the appropriate documents such as the LogicLoader v2.5 User Guide or the specific BSP manual.

#### 5.7.1 T2\_REGEN

T2\_REGEN is an open-drain output from the TPS65950 PMIC. It can be used to control power for external power ICs or LDOs during both startup sequencing and low-power modes where external supplies may be turned off for additional power savings. Please see the *TPS65950 OMAP Power Management and System Companion Device TRM* for more information.

#### **5.7.2 PWRON**

The PWRON signal may be used to power on/off the SOM only after MAIN\_BATTERY has been supplied to the SOM. Software must also set up the signal before it becomes a valid power switch. MAIN\_BATTERY must be supplied to the SOM at all times when using the PWRON signal to power on/off the SOM. Please see the *TPS65950 OMAP Power Management and System Companion Device TRM* for more information.

#### **5.8** Processor Power Management

The DM3730/AM3703 processor's power management scheme was designed for the cellular handset market. This means the static and dynamic power consumption has very flexible controls, allowing designers to tweak the processor to minimize end-product power consumption. Logic PD software BSPs take advantage of Dynamic Voltage and Frequency Scaling (DVFS), Adaptive Voltage Scaling (AVS), and Dynamic Power Switching (DPS) to maximize power savings.

**IMPORTANT NOTE:** Sections 5.8.1 through 5.8.4 provide an overview of the features of the DM3730/AM3703 processor. Please refer to the specific BSP manual or the *WP 491 DM3730/AM3703 Torpedo SOM Thermal Management* for more information about how each BSP supports these features. For additional information about the features themselves, see TI's *AM/DM37x Multimedia Device TRM*.

#### 5.8.1 Dynamic Voltage and Frequency Scaling

DVFS is a method of changing the operating performance point (OPP) depending upon the task that is being performed. The lowest OPP is chosen such that a task will be completed in a given amount of time. By choosing the lowest OPP necessary to complete a task, a large amount of power is saved.

#### 5.8.2 Adaptive Voltage Scaling

AVS is implemented on the DM3730/AM3703 processor through SmartReflex. AVS fine tunes the core voltages (VDD1\_CORE and VDD2\_CORE) to match the current operating frequency. AVS accounts for silicon differences between processors and allows the core voltages to run at the minimum voltage level on a per-silicon basis.

#### 5.8.3 Dynamic Power Switching

DPS can be used to put sections of the DM3730/AM3703 processor into low-power states while it is waiting for a new task—for example, waiting for a timer or peripheral interrupt. DPS is different from DVFS and AVS because the power savings are realized while the DM3730/AM3703 processor is idle rather than actively completing a task.

#### **5.8.4 Static Power Consumption Management**

Static power consumption is managed by putting the DM3730/AM3703 processor into standby, suspend, or deep sleep modes. This helps reduce static power loss due to leakage in the processor and reduce overall power by turning off sections of the processor (the wakeup domain is kept powered). Using standby and suspend provides a quicker wakeup response than does completely cutting power to the SOM.

#### 5.9 Boot Modes

The DM3730/AM3703 processor provides the option of booting from multiple sources. The boot mode is controlled by the SYS\_BOOT pins of the processor. SYS\_BOOT0, SYS\_BOOT1 and SYS\_BOOT3-SYS\_BOOT5 are available off-board through the SOM's J1 and J2 connectors. Please see TI's *AM/DM37x Multimedia Device TRM* for further information. Common boot options are shown in Table 5.1 below.

**NOTE:** The SYS\_BOOT pins of the processor are shared with the parallel display interface. Take care to ensure the boot strapping does not interfere with the display operation; also, the display must not interfere with the SYS\_BOOT pins during reset.

Table 5.1: Signals for Multiple Boot Sources

	DM3730/AM3703 Processor Pins	Boot Method
Default	SYS_BOOT[6:0] =1101111	USB, UART3, MMC1, NAND
Alternate	SYS_BOOT[6:0] =1001111	NAND, USB, UART3, MMC1
Alternate	SYS_BOOT[6:0] =1001110	XIPwait, DOC, USB, UART3, MMC1
Alternate	SYS_BOOT[6:0] =1000110	MMC1, USB

## 5.10 ESD Considerations

The DM3730/AM3703 Torpedo SOM was designed to interface to a customer's baseboard, while remaining low cost and adaptable to many different applications. The DM3730/AM3703 Torpedo SOM does not provide any onboard ESD protection circuitry—this must be provided by the product it is used in. Logic PD has extensive experience in designing products with ESD requirements. Please <a href="contact Logic PD">contact Logic PD</a> if you need any assistance in ESD design considerations.

## 6 Memory & I/O Mapping

On the DM3730/AM3703 processor, all address mapping for the GPMC chip select signals is listed below. Mapped chip select signals for the processor are available as outputs and are assigned as described in Table 6.1.

Table 6.1: Chip Select Signals

Chip Select	Device/Feature	Notes
nCS0	PoP NAND	Boot chip select for PoP NAND device.
nCS1	uP_nCS1	Available for use by an off-board external device
nCS2	uP_nCS2	Available for use by an off-board external device
nCS3	uP_nCS3	Available for use by an off-board external device
nCS4	uP_nCS4	Available for use by an off-board external device
nCS5	uP_nCS5	Available for use by an off-board external device
nCS6	uP_nCS6	Available for use by an off-board external device

**NOTE:** Memory addresses for chip selects on the DM3730/AM3703 Torpedo SOM are configurable by software; therefore, precise address locations cannot be provided.

## **7** Pin Descriptions & Functions

**IMPORTANT NOTE:** The following pin descriptions and states are provided for the default pin usage for the Torpedo form factor. Many of the signals defined in the connector tables can be configured as input or outputs—most GPIOs on the DM3730/AM3703 processor can be configured as either inputs or outputs—and have different functions. The *I/O* column of the pin description tables below refers to the default signal usage; processor I/O capability may be different. It is critical to review all signals in the final design (both electrical and software) to verify the necessary configuration (external pull-ups/pull-downs).

**IMPORTANT NOTE:** Please pay special attention to the reference voltage used to power each signal in the table below, especially when used as a GPIO. Not all power rails coming out of the TPS65950 PMIC are on by default and may need to be enabled through software. Reference voltages for DM3730/AM3703 processor signals can be found in "Table 2-1" of TI's DM3730, DM3725 Digital Media Processors Datasheet or AM3715, AM3703 Sitara ARM Microprocessor Datasheet.

## 7.1 J1 Connector 100-Pin Descriptions

J1 Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Reset State <sup>3</sup>	Description
J1.1	uP_nWE	F4	GPMC_nWE	0	1.8V	1	Low indicates processor is writing. High indicates processor is reading. (See notes 1 & 2)
J1.2	CODEC_OUTL	B4 (PMIC)	HSOL (PMIC)	0	max 2.7V	NA	Left channel headset out.
J1.3	VMMC1	K25 C2 (PMIC)	VDDS_MMC1 VMMC1.OUT (PMIC)	0	3.0V (configurable )	NA	MMC/SD1 interface voltage reference output.
J1.4	CODEC_INR <sup>4</sup>	G1 (PMIC)	AUXR (PMIC)	I	max 2.7V	NA	Auxiliary right channel line in.
J1.5	PWRON	A11 (PMIC)	PWRON (PMIC)	I	Max 4.5V (MAIN_BATT ERY)	NA	Active low. Software can use this signal as an interrupt to transition to RUN state from lower power states. Software is required for proper operation. This signal has a 4.7K pull up.
J1.6	CODEC_INL <sup>4</sup>	F1 (PMIC)	AUXL (PMIC)	I	max 2.7V	NA	Auxiliary left channel line in.
J1.7	uP_A9	L3	GPMC_A9/ SYS_nDMAREQ2/ GPIO_42	0	1.8V	Н	Processor GPMC bus address bit 9.
J1.8	MIC_IN <sup>4</sup>	E3 (PMIC)	HSMIC.P (PMIC)	I	max 2.7V	NA	Microphone input.
J1.9	uP_nCS0	G4	GPMC_nCS0	0	1.8V	1/1	uP_nCS0 is used by the PoP NAND flash device. This signal MUST be left unconnected, unless the PoP chip does not contain NAND. (See note 1)
J1.10	CODEC_OUTR	B5 (PMIC)	HSOR (PMIC)	0	max 2.7V	NA	Right channel headset out.
J1.11	uP_nCS1	H3	GPMC_nCS1/GPIO_ 52	0	1.8V	H/1	External chip select available for customer use.
J1.12	DGND	(See Schemati c)	(See Schematic)	I	GND	NA	Ground. Connect to digital ground.
J1.13	uP_A8	М3	GPMC_A8/GPIO_41	0	1.8V	Н	Processor GPMC bus address bit 8.

J1 Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Reset State <sup>3</sup>	Description
J1.14	MAIN_BATTERY	(See Schemati c)	(See Schematic)	I	max 4.5V	NA	External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed regulated power source.
J1.15	uP_nOE	G2	GPMC_nOE	0	1.8V	1	Active low. Used to indicate processor is reading from external devices. (See notes 1 & 2)
J1.16	MAIN_BATTERY	(See Schemati c)	(See Schematic)	I	max 4.5V	NA	External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed regulated power source.
J1.17	DGND	(See Schemati c)	(See Schematic)	I	GND	NA	Ground. Connect to digital ground.
J1.18	MAIN_BATTERY	(See Schemati c)	(See Schematic)	I	max 4.5V	NA	External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed regulated power source.
J1.19	uP_BUS_CLK	T4	GPMC_CLK/GPIO_5	0	1.8V	L/0	Processor bus clock. Frequency varies based on software setup. <b>NOTE</b> uP_BUS_CLK is only active on bus transactions, it does not run continuously. See TI's <i>AM/DM37x TRM</i> and datasheets for additional information.
J1.20	MAIN_BATTERY	(See Schemati c)	(See Schematic)	I	max 4.5V	NA	External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed regulated power source.
J1.21	uP_nBE1	U3	GPMC_nBE1/GPIO_ 61	0	1.8V	L	Processor bus Byte Lane Enable 1 bits [15:8].
J1.22	DGND	(See Schemati c)	(See Schematic)	I	GND	NA	Ground. Connect to digital ground.
J1.23	uP_nADV_ALE	F3	GPMC_nADV_ALE	0	1.8V	0/0	Processor GPMC address valid or address latch enable signal. (See notes 1 & 2)
J1.24	BACKUP_BATT	M14 (PMIC)	BKBAT (PMIC)	I	1.8V-3.3V	NA	External input that supplies power to the onboard power management controller and RTC interface. This signal should be powered by a coin-cell type battery or an always-on power source.
J1.25	uP_nBE0	G3	GPMC_nBE0_CLE/ GPIO_60	0	1.8V	L/0	Processor bus Byte Lane Enable 0 bits [7:0]. (See notes 1 & 2)
J1.26	uP_nWAIT	M8	GPMC_WAIT0	I	1.8V	Н	Active low. Processor bus GPMC_WAITO signal. Used to extend bus transactions beyond programmed wait states. The external device signals completion of the cycle by deasserting the uP_nWAIT signal. This signal is connected to the PoP NAND flash R/B signal. (See notes 1 & 2)
		(See Schemati					
J1.27	DGND	c)	(See Schematic)	I	GND	NA	Ground. Connect to digital ground.
J1.28	uP_nCS6	P8	GPMC_nCS6/ SYS_nDMAREQ3/ McBSP4_DX/ GPT11_PWM_EVT/ GPIO_57	0	1.8V	н	External chip select available for customer use.
J1.29	uP_D8	H2	GPMC_D8/GPIO_44	I/O	1.8V	Н	Processor GPMC bus data bit 8. (See notes 1 & 2)
J1.30	uP_DREQ0	J8 AG11 (PMIC)	GPMC_WAIT3/ SYS_nDMAREQ1/ UART4_RX/GPIO_6 5	I	1.8V	Н	DMA Request signal for DMA4. Connected to SYS_nDMAREQ1 of the DM3730. <b>NOTE:</b> This signal is shared with the PoP NAND chip's LOCK pin. This signal should be left floating at power-on to avoid

J1 Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Reset State <sup>3</sup>	Description
			POP_INT0_FT				conflict. (See notes 1 & 2)
J1.31	uP_D9	K2	GPMC_D9/GPIO_45	I/O	1.8V	Н	Processor GPMC bus data bit 9. (See notes 1 & 2)
J1.32	uP_nCS5	R8	GPMC_nCS5/ SYS_nDMAREQ2/ McBSP4_DR/ GPT10_PWM_EVT/ GPIO 56	0	1.8V	Н	External chip select available for customer use.
J1.33		L2	GPMC D2	I/O	1.8V	Н	Processor GPMC bus data bit 2. (See notes 1 & 2)
	uP_nCS4	Т8	GPMC_nCS4/ SYS_nDMAREQ1/ McBSP4_CLKX/ GPT9_PWM_EVT/ GPIO 55	0	1.8V	н	External chip select available for customer use.
J1.35		K1	GPMC_D0	I/O	1.8V	Н	Processor GPMC bus data bit 0. (See notes 1 & 2)
11.33	ur_D0	KI	GPMC_nCS3/ SYS_nDMAREQ0/	1/0	1.6V	11	Processor Grine bus data bit 0. (See notes 1 & 2)
J1.36	uP_nCS3	U8	GPIO_54	0	1.8V	Н	External chip select available for customer use.
J1.37	uP_D1	L1	GPMC_D1	I/O	1.8V	Н	Processor GPMC bus data bit 1. (See notes 1 & 2)
J1.38	uP_A10	К3	GPMC_A10/ SYS_nDMAREQ3/ GPIO_43	0	1.8V	Н	Processor GPMC bus address bit 10.
J1.39	uP_D3	P2	GPMC_D3	I/O	1.8V	Н	Processor GPMC bus data bit 3. (See notes 1 & 2)
J1.40	uP_nCS2	V8	GPMC_nCS2/GPIO_ 53	0	1.8V	Н	External chip select available for customer use.
J1.41	uP_D12	R2	GPMC_D12/GPIO_4 8	I/O	1.8V	Н	Processor GPMC bus data bit 12. (See notes 1 & 2)
J1.42	uP_A4	K4	GPMC_A4/GPIO_37	0	1.8V	L	Processor GPMC bus address bit 4.
	uP_D10	P1	GPMC_D10/GPIO_4 6	I/O	1.8V	Н	Processor GPMC bus data bit 10. (See notes 1 & 2)
J1.44	uP_A3	L4	GPMC_A3/GPIO_36	0	1.8V	L	Processor GPMC bus address bit 3.
	uP_D11	R1	GPMC_D11/GPIO_4 7	I/O	1.8V	Н	Processor GPMC bus data bit 11. (See notes 1 & 2)
J1.46	uP_A2	M4	GPMC_A2/GPIO_35	0	1.8V	L	Processor GPMC bus address bit 2.
J1.47	uP_D13	T2	GPMC_D13/GPIO_4 9	I/O	1.8V	Н	Processor GPMC bus data bit 13. (See notes 1 & 2)
J1.48	uP_A1	N4	GPMC_A1/GPIO_34	0	1.8V	L	Processor GPMC bus address bit 1.
J1.49	uP_D4	T1	GPMC_D4	I/O	1.8V	Н	Processor GPMC bus data bit 4. (See notes 1 & 2)
J1.50	uP_A7	N3	GPMC_A7/GPIO_40	0	1.8V	Н	Processor GPMC bus address bit 7.
J1.51	MCSPI2 CS1	V3	McSPI2_CS1/ GPT8_PWM_EVT/ HSUSB2_TLL_DATA 3/ USUSB2_DATA3/ MM2_TXEN_N/ GPIO_182	0	1.8V	L	McSPI2 interface chip select 1 output.
	_	_				-	' '
J1.52		R3	GPMC_A6/GPIO_39	0	1.8V	Н	Processor CPMC bus data bit 6.
J1.53	uP_D6	V2	GPMC_D6	I/O	1.8V	Н	Processor GPMC bus data bit 6. (See notes 1 & 2)
J1.54	uP_A5	T3	GPMC_A5/GPIO_38	0	1.8V	L	Processor GPMC bus address bit 5.

J1 Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Reset State <sup>3</sup>	Description
J1.55	uP_D7	W2	GPMC_D7	I/O	1.8V	Н	Processor GPMC bus data bit 7. (See notes 1 & 2)
J1.56	MCSPI2_SOMI	Y3	McSPI2_SOMI/ GPT10_PWM_EVT/ HSUSB2_TLL_DATA 5/ HSUSB2_DATA5/ GPIO 180	I	1.8V	L	McSPI2 interface receive input.
J1.57	uP_D5	V1	GPMC_D5	I/O	1.8V	Н	Processor GPMC bus data bit 5. (See notes 1 & 2)
J1.58	MCSPI2_CS0	Y4	McSPI2_CS0/ GPT11_PWM_EVT/ HSUSB2_TLL_DATA 6/ HSUSB2_DATA6/ GPIO_181	0	1.8V	Н	McSPI2 interface chip select 0 output.
J1.59	uP_D14	W1	GPMC_D14/GPIO_5 0	I/O	1.8V	Н	Processor GPMC bus data bit 14. (See notes 1 & 2)
J1.60	MCSPI1_SOMI	AA4	McSPI1_SOMI/ MMC2_DAT6/GPIO_ 173	I	1.8V	L	McSPI1 interface receive input.
J1.61	DGND	(See Schemati c)	(See Schematic)	I	GND	NA	Ground. Connect to digital ground.
J1.62	MCBSP4_DR	AD1	McBSP4_DR/ SSI1_FLAG_RX/ HSUSB3_TLL_DATA 0/ MM3_RXRCV/ GPIO_153	I	1.8V	L	McBSP4 interface receive input.
J1.63	uP_D15	Y1	GPMC_D15/GPIO_5 1	I/O	1.8V	Н	Processor GPMC bus data bit 15. (See notes 1 & 2)
J1.64	MCSPI1_CLK	AB3	McSPI1_CLK/ MMC2_DAT4/GPIO_ 171	0	1.8V	L	McSPI1 serial clock signal.
J1.65	MCSPI2_SIMO	Y2	McSPI2_SIMO/ GPT9_PWM_EVT/ HSUSB2_TLL_DATA 4/ HSUSB2_DATA4/ GPIO_179	0	1.8V	L	McSPI2 interface transmit output.
J1.66	MCSPI1_SIMO	AB4	McSPI1_SIMO/ MMC2_DAT5/GPIO_ 172	0	1.8V	L	McSPI1 interface transmit output.
J1.67	MCSPI2_CLK	AA3	McSPI2_CLK/ HSUSB2_TLL_DATA 7/ HSUSB2_DATA7/ GPIO_178	0	1.8V	L	McSPI2 serial clock signal.
J1.68	uP_UARTA_CTS	W8	UART1_CTS/ SSI1_RDY_TX/ HSUSB3_TLL_CLK/ GPIO_150	I	1.8V	L	Clear To Send signal for UART1.
J1.69	MCSPI1_CS1	AC3	McSPI1_CS1/ ADPLLV2D_DITHER ING_EN2/	0	1.8V	Н	McSPI1 interface chip select 1 output.

J1 Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Reset State <sup>3</sup>	Description
			MMC3_CMD/GPIO_ 175				
J1.70	uP_UARTA_RX	Y8	UART1_RX/ MCBSP1_CLKR/ MCSPI4_CLK/ GPIO_151	I	1.8V	L	Data Receive signal for UART1.
J1.71		AC2	McSPI1_CS0/ MMC2_DAT7/GPIO_ 174	0	1.8V	Н	McSPI1 interface chip select 0 output.
J1.72	uP_UARTA_TX	AA8	UART1_TX/ SSI1_DAT_TX/ GPIO_148	0	1.8V	L	Data Transmit signal for UART1.
J1.73	LCD_PANEL_PWR	AC1	McBSP4_FSX/ SSI1_WAKE/ HSUSB3_TLL_DATA 3/ MM3_TXEN_n/ GPIO_155	0	1.8V	L	LCD Panel Power signal.
J1.74	uP_UARTA_RTS	AA9	UART1_RTS/ SSI1_FLAG_TX/ GPIO_149	0	1.8V	L	Ready To Send signal for UART1.
J1.75	LCD_BACKLIGHT _PWR	AD2	McBSP4_DX/ SSI1_RDY_RX// HSUSB3_TLL_DATA 2/ MM3_TXDAT/GPIO_ 154	0	1.8V	L	LCD Backlight Power signal. Active High.
	R90 Populated (default): ADCIN0 (CONFIG11)	H4 (PMIC)	ADCINO (PMIC)	I	max 1.5V	NA	Analog to digital converter input. Connected to TPS65950 ADCINO. Tie to DGND when not used.
J1.76	R91 Populated: CSI_D8 (CONFIG11)	K27	CAM_D8/GPIO_107	I	1.8V	L	Camera Sensor Interface Data bit 8. This signal may also be used as GPI; output signaling is not supported.
J1.77	MCBSP3_DR	T15 (PMIC) AE6	PCM.VDX (PMIC) McBSP3_DR/UART2 _RTS/HSUSB3_TLL _DATA5/GPIO_141	I	1.8V	L	McBSP3 interface receive input.
	R90 Populated (default): ADCIN1 (CONFIG10)	J3 (PMIC)	ADCIN1 (PMIC)	I	max 1.5V	NA	Analog to digital converter input. Connected to TPS65950 ADCIN1. Tie to DGND when not used.
J1.78	R91 Populated: CSI_D9 (CONFIG10)	L27	CAM_D9/GPIO_108	I	1.8V	L	Camera Sensor Interface Data bit 9. This signal may also be used as GPI; output signaling is not supported.
J1.79	MCBSP3_DX	T2 (PMIC) AF6	PCM.VDR (PMIC) McBSP3_DX/ UART21_CTS/ HSUSB3_TLL_DATA 4/ GPIO_140	0	1.8V	L	McBSP3 interface transmit output.
J1.80	R90 Populated (default): ADCIN2	G3 (PMIC)	ADCIN2 (PMIC)	I	max 2.5V	NA	Analog to digital converter input. Connected to TPS65950 ADCIN2. Tie to DGND when not used.

J1 Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Reset State <sup>3</sup>	Description
	(CONFIG9)						
	R91 Populated: CSI_D10 (CONFIG9)	B25	CAM_D10/SSI2_WA KE/GPIO_109	I	1.8V	L	Camera Sensor Interface Data bit 10.
14.04	Menera Fev	R16 (PMIC)	PCM.VFS (PMIC) McBSP3_FSX/ UART2_RX/ HSUSB3_TLL_DATA 7/	1.0	1.07		
J1.81	MCBSP3_FSX	AE5	GPIO_143	I/O	1.8V	L	McBSP3 transmit frame synchronization.
	R90 Populated (default): ADCIN3 (CONFIG8)	P11 (PMIC)	ADCIN3 (PMIC)	I	max 2.5V	NA	Analog to digital converter input. Connected to TPS65950 ADCIN3. Tie to DGND when not used.
J1.82	R91 Populated: CSI_D11 (CONFIG8)	C26	CAM_D11/GPIO_11	I	1.8V	L	Camera Sensor Interface Data bit 11.
14.00	Managa aliku	R1 (PMIC)	PCM.VCK (PMIC) McBSP3_CLKX/ UART2_TX/ HSUSB3_TLL_DATA 6/		1.01		
J1.83	MCBSP3_CLKX	AF5	GPIO_142	0	1.8V	L	McBSP3 transmit clock output.
J1.84	SD2_DATA0	AH5	MMC2_DAT0/ McSPI3_SOMI/ GPIO_132	I/O	1.8V	Н	MMC/SD2 Data 0 signal. This signal requires a 10K pull-up to VIO_1V8.
J1.85	DGND	(See Schemati c)	(See Schematic)	I	GND	NA	Ground. Connect to digital ground.
	R86 Populated (default): LCD_D17 (CONFIG1)	H27	DSS_D17/GPIO_87	0	1.8V	L	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x Multimedia Device TRM</i> for LCD bus mapping.
J1.86	R87 Populated: MCSPI1_CS2 (CONFIG1)	AB1	McSPI1_CS2/ MMC3_CLK/ GPIO_176	0	1.8V	Н	McSPI1 interface chip select 2 output.
	R86 Populated (default): LCD_D23 (CONFIG2/SYS_B OOT6)	AF21	SYS_BOOT6/DSS_D 23/GPIO_8	0	1.8V	Z	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x Multimedia Device TRM</i> for LCD bus mapping. Must be left floating during boot-up, unless the boot order is to be modified. This signal has a 4.7K pull-up on the SOM.
J1.87	R87 Populated: SD3_CLK (CONFIG2)	AF10	ETK_CLK/ McBSP5_CLKX/ MMC3_CLK/ HSUSB1_STP/ MM1_RXDP/ HSUSB1_TLL_STP/ GPIO_12	0	1.8V	Н	MMC/SD3 Clock signal.
J1.88	R86 Populated (default): MCSPI3_CLK (CONFIG3)	AE13	ETK_D3/McSPI3_CL K/ MMC3_DAT3/ HSUSB1_DATA7/ HSUSB1_TLL_DATA 7/ GPIO_17	0	1.8V	Н	McSPI3 serial clock signal. <b>NOTE:</b> Used by software to control audio mute circuit on Torpedo Launcher 3 Baseboard. If you wish to use as a GPIO or SPI CLK, contact Logic PD for information about how to modify source code.

J1 Pin#	Signal Namo	BGA Ball#	Processor Signal	I/O	Voltage	Reset State <sup>3</sup>	Description
PIII#	Signal Name	Dall#	Processor Signal  McSPI1_CS3/	1/0	voitage	State	Description
	R87 Populated:		HSUSB2_TLL_DATA				
	MCSPI1_CS3	ABO	MM2_TXDAT/GPIO_		1.01/		McCDI1 interfere ship coloct 2 output
	(CONFIG3)	AB2	MMC2_CLK/	0	1.8V	Н	McSPI1 interface chip select 3 output.
J1.89	SD2_CLK	AE2	McSPI3_CLK/GPIO_ 130	0	1.8V	L	MMC/SD2 Clock signal.
	R96 Populated (default): SD3_DATA3 (CONFIG23)	AE3	MMC2_DAT7/ MMC2_CLKIN/ MMC3_DAT3/ HSUSB3_TLL_NXT/ MM3_RXDM/GPIO_ 139	I/O	1.8V	L	MMC/SD3 Data 3 signal. This signal requires a 10K pull-up to VIO_1V8.
	R97 Populated: MCSPI3_SOMI		ETK_D1/McSPI3_S OMI/HSUSB1_DATA 1/ MM1_TXSE0/ HSUSB1_TLL_DATA 1/				
J1.90	(CONFIG23)	AG12	GPIO_15	I	1.8V	Н	McSPI3 interface receive input.
J1.91	SD2_DATA3	AF4	MMC2_DAT3/ McSPI3_CS0/GPI0_ 135	I/O	1.8V	Н	MMC/SD2 Data 3 signal. This signal requires a 10K pull-up to VIO_1V8.
	R96 Populated (default): SD3_DATA2 (CONFIG22)	AF3	MMC2_DAT6/ MMC2_DIR_CMD/ CAM_SHUTTER/ MMC3_DAT2/ HSUSB3_TLL_DIR/ GPIO_138	I/O	1.8V	L	MMC/SD3 Data 2 signal. This signal requires a 10K pull-up to VIO_1V8.
J1.92	R97 Populated: MCSPI3_SIMO (CONFIG22)	AF11	ETK_D0/McSPI3_SI MO/MMC3_DAT4/ HSUSB1_DATA0/ MM1_RXRCV/ HSUSB1_TLL_DATA 0/ GPIO_14	0	1.8V	н	McSPI3 interface transmit output.
J1.93	SD2_DATA2	AG4	MMC2_DAT2/ McSPI3_CS1/GPIO_ 134	I/O	1.8V	Н	MMC/SD2 Data 2 signal. This signal requires a 10K pull-up to VIO_1V8.
71.33	R96 Populated (default): SD3_DATA1 (CONFIG21)	AH3	MMC2_DAT5/ MMC2_DIR_DAT1/ CAM_GLOBAL_RES ET/ MMC3_DAT1/ HSUSB3_TLL_STP/ MM3_RXDP/GPIO_1 37	I/O	1.8V	L	MMC/SD3 Data 1 signal. This signal requires a 10K pull-up to VIO_1V8.
J1.94	R97 Populated: MCSPI3_CS0 (CONFIG21)	AH12	ETK_D2/McSPI3_CS 0/ HSUSB1_DATA2/ MM1_TXDAT/ HSUSB1_TLL_DATA 2/ GPIO_16	0	1.8V	н	McSPI3 interface chip select 0 output.
J1.95	SD2_DATA1	AH4	MMC2_DAT1/GPIO_	I/O	1.8V	Н	MMC/SD2 Data 1 signal. This signal requires a 10K

J1 Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Reset State <sup>3</sup>	Description
			133				pull-up to VIO_1V8.
	R96 Populated (default): SD3_DATA0 (CONFIG20)	AE4	MMC2_DAT4/ MMC2_DIR_DAT0/ MMC3_DAT0/GPIO_ 136	I/O	1.8V	L	MMC/SD3 Data 0 signal. This signal requires a 10K pull-up to VIO_1V8.
J1.96	R97 Populated: MCSPI3_CS1 (CONFIG20)	AH14	ETK_D7/McSPI3_CS 1/ MMC3_DAT7/ HSUSB1_DATA3/ MM1_TXEN_n/ HSUSB1_TLL_DATA 3/ GPIO_21	0	1.8V	L	McSPI3 interface chip select 1 output.
J1.97	SD2_CMD	AG5	MMC2_CMD/ McSPI3_SIMO/ GPIO_131	I/O	1.8V	Н	MMC/SD2 Command signal. This signal requires a 10K pull-up to VIO_1V8.
J1.98	uP_IODIR	N8	GPMC_nCS7/ GPMC_IODIR/ McBSP4_FSX/ GPT8_PWM_EVT/ GPIO_58	0	1.8V	н	When high, external buffers should drive data from external devices towards the DM3730/AM3703 Torpedo SOM (Torpedo SOM is reading). When low, external buffers should drive data from the DM3730/AM3703 Torpedo SOM towards external devices (Torpedo SOM is writing).
	R86 Populated (default): LCD_D16 (CONFIGO)	G25	DSS_D16/GPIO_86	0	1.8V	L	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x TRM</i> for LCD bus mapping.
J1.99	R87 Populated: SD3_CMD (CONFIG0)	AE10	ETK_CTL/MMC3_CM D/ HSUSB1_CLK/ HSUSB1_TLL_CLK/ GPIO_13	0	1.8V	н	MMC/SD3 Command signal. This signal requires a 10K pull-up to VIO_1V8.
J1.10 0	DGND	(See Schemati c)	(See Schematic)	I	GND	NA	Ground. Connect to digital ground.

## **TABLE NOTES:**

- 1. Use caution when considering these signals for alternative functions as they may connect to the top package-on-package BGA footprint.
- 2. When using package-on-package memories with 16-bit NAND memory, these signals present an additional load on the GPMC bus which must be accounted for when calculating overall bus load.
- Signal Reset State: Condition in which the processor pulls the signals while in and out of reset.
  - 0: The buffer drives to Vol level (pull-down/pull-up resistor not activated)
  - 1: The buffer drives to Voh level (pull-down/pull-up resistor not activated)
  - Z: High-impedance with respect to the processor, but the module may have an external pull-up/down resistor. See Description column for details.
  - L: High-impedance with an active pull-down resistor in the processor
  - H: High-impedance with an active pull-up resistor in the processor

-  $(1^{st} \text{ condition})/(2^{nd} \text{ condition})$ :  $1^{st} \text{ condition describes value when reset is asserted.}$   $2^{nd} \text{ condition describes value after reset has been released.}$ 

4. Signal may not be fully tested when SOM leaves the factory. Customers who need this functionality fully tested should contact Logic PD.

J

# 7.2 J2 Connector 100-Pin Descriptions

J2 Pin#	Signal Name	Ball BGA #	Processor Signal	I/O	Voltage	Reset State <sup>5</sup>	Description
		(See Schematic					
J2.1	DGND	)	(See Schematic)	I	GND	NA	Ground. Connect to digital ground.
		(See Schematic					
J2.2	DGND	)	(See Schematic)	I	GND	NA	Ground. Connect to digital ground.
J2.3	USB1_D+	T10 (PMIC)	DP/UART3.RXD (PMIC)	I/O	Variable (see note 1)	NA	USB OTG port 1 I/O data plus signal. Route as differential pair with USB1_D Follow USB 2.0 routing guidelines. Route pair with 90 ohms differential impedance.
J2.4	VIO_1V8	(See Schematic )	(See Schematic)	0	1.8V	NA	Voltage reference output created on DM3730/AM3703 Torpedo SOM.
J2.5	USB1_D-	T11 (PMIC)	DN/UART3.TXD (PMIC)	I/O	Variable (see note 1)	NA	USB OTG port 1 I/O data minus signal. Route as differential pair with USB1_D+. Follow USB 2.0 routing guidelines. Route pair with 90 ohms differential impedance.
J2.6	SYS_nRESWA RM	AG13 AF24 B13 (PMIC)	POP_RESET_RP_FT SYS_nRESWARM/ GPIO_30 NRESWARM (PMIC)	0	1.8V	0/н	Active low. Reset output from the CPU that drives all onboard reset inputs. This signal should be used to drive reset inputs on external chips that require similar timing to the onboard devices. The SYS_nRESWARM signal has a 4.7K pull up to VIO_1V8.
J2.7	VIO_1V8	(See Schematic )	(See Schematic)	0	1.8V	NA	Voltage reference output created on DM3730/AM3703 Torpedo SOM.
J2.8	BT_PCM_DR	C3 (PMIC)	GPIO.16/BT.PCMVD R/ DIG.MIC.CLK0 (PMIC)	I/O	1.8V	NA	TPS65950 GPIO available to user. Connected to TPS65950 GPIO.16.
J2.9	USB1_ID	R11 (PMIC)	ID (PMIC)	I/O	5.0V	NA	Tie to pin 4 of a USB 2.0 OTG compliant connector. This signal negotiates host/device operation with an external USB product. See Torpedo Launcher 3 Baseboard design for reference components.
J2.10	BT_PCM_DX	C5 (PMIC)	GPIO.17/BT.PCM.V DX/ DIG.MIC.CLK1 (PMIC)	I/O	1.8V	NA	TPS65950 GPIO available to user. Connected to TPS65950 GPIO.17.
J2.11	USB1_VBUS	R8 (PMIC)	VBUS (PMIC)	I/O	5.0V	NA	Ties to pin 1 of a USB 2.0 OTG compliant connector. This signal indicates to the USB controller that an external USB Host has been connected or can provide power to USB Device peripherals. See Torpedo Launcher 3 Baseboard design for reference components.
J2.12	LCD HSYNC	D26	DSS_HSYNC/GPIO_ 67	0	1.8V	Н	LCD Horizontal Sync signal.
J2.13			VBUS (PMIC)	I/O	5.0V	NA NA	Ties to pin 1 of a USB 2.0 OTG compliant connector. This signal indicates to the USB controller that an external USB Host has been connected or can provide power to USB Device peripherals. See Torpedo Launcher 3 Baseboard design for reference components.
J2.14	LCD_VSYNC	D27	DSS_VSYNC/GPIO_ 68	0	1.8V	Н	LCD Vertical Sync Signal.

J2 Pin#	Signal Name	Ball BGA #	Processor Signal	I/O	Voltage	Reset State <sup>5</sup>	Description
12.45	TWL_32K_CL	N10 (PMIC)	32KCLKOUT (PMIC)		1.00/		TROCETOE DATE 22111
J2.15	K_OUT	AE25	sys_32k	0	1.8V	Z	TPS65950 PMIC 32kHz clock output.
J2.16	LCD_MDISP	E27	DSS_ACBIAS/GPIO _69	0	1.8V	L	LCD MDISP signal.
J2.17	T2_REGEN	A10 (PMIC)	REGEN (PMIC)	OD	Max 4.5V (MAIN_BATTER Y)	NA	Active high, open-drain. External LDO enable signal generated by the TPS65950. This signal has an internal pull-up in the TPS65950.
J2.18	LCD_D6 (G1)	E26	DSS_D6/UART1_TX /GPIO_76	0	1.8V	L	LCD G1 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.19	RFU	NA	NA	I/O	NA	NA	Reserved for future use. Do not connect.
J2.20	LCD_D20 (SYS_BOOT3	AF18	SYS_BOOT3/ DSS_D20/GPIO_5	0	1.8V	Z	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x TRM</i> for LCD bus mapping. Must be left floating during boot-up, unless the boot order is to be modified. This signal has a 4.7K pull-up on the SOM.
J2.21	RFU	NA	NA	I/O	NA	NA	Reserved for future use. Do not connect.
J2.22	LCD_D9 (G4)	G26	DSS_D9/ UART3_TX_IRTX/ GPIO_79	0	1.8V	L	LCD G4 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.23	RFU	NA	NA	I/O	NA	NA	Reserved for future use. Do not connect.
J2.24	LCD_D8 (G3)	F27	DSS_D8/ UART3_RX_IRRX/ GPIO_78	0	1.8V	L	LCD G3 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.25	RFU	NA	NA	I/O	NA	NA	Reserved for future use. Do not connect.
J2.26	LCD_D7 (G2)	F28	DSS_D7/UART1_R X/ GPIO_77	0	1.8V	L	LCD G2 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.27	DGND	(See schematic )	(See schematic)	I	GND	NA	Ground. Connect to digital ground.
J2.28	LCD_DCLK	D28	DSS_PCLK/GPIO_6 6	0	1.8V	Н	LCD Data Clock output.
J2.29	CSI_D5	A25	CAM_D5/ SSI2_RDY_RX/ GPIO_104	I	1.8V	L	Camera Sensor Interface Data bit 5.
J2.30	DGND	(See schematic )	(See schematic)	I	GND	NA	Ground. Connect to digital ground.
J2.31	CSI_D2	B24	CAM_D2/ SSI2_RDY_TX/ GPIO_101	I	1.8V	L	Camera Sensor Interface Data bit 2.
			MMC1_CLK/MS_CL				
J2.32	SD1_CLK	N28	K/ GPIO_120	0	3.0V (VMMC1)	L	MMC/SD1 Clock signal. (see note 4)
J2.33	CSI_D3	C24	CAM_D3/ SSI2_DAT_RX/ GPIO_102	I	1.8V	L	Camera Sensor Interface Data bit 3.
J2.34	LCD_D19 (SYS_BOOT1	AG26	SYS_BOOT1/ DSS_D19/GPIO_3	0	1.8V	Z	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x TRM</i> for LCD bus mapping. Must be left floating during boot-up, unless the boot order is to be modified. This signal has a 4.7K pull-up on the SOM.

J2 Pin#	Signal Name	Ball BGA #	Processor Signal	I/O	Voltage	Reset State <sup>5</sup>	Description
			CAM_D4/				
J2.35	CSI D4	D24	SSI2_FLAG_RX/ GPIO_103	I	1.8V	L	Camera Sensor Interface Data bit 4.
J2.36	LCD_D18 (SYS_BOOT0	AH26	SYS_BOOT0/ DSS_D18/GPIO_2	0	1.8V	Z	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x TRM</i> for LCD bus mapping. Must be left floating during boot-up, unless the boot order is to be modified. This signal has a 4.7K pull-up on the SOM. This signal is also connected to J2 pin 100.
J2.37	uP_UARTB_C TS	H18	UART3_CTS_RCTX/ GPIO_163	I	1.8V	Н	Clear To Send signal for UART3.
J2.38	BATT_LINE	J25	HDQ_SIO/ SYS_ALTCLK/ I2C2_SCCBE/ I2C3_SCCBE/ GPIO_170	I/O	1.8V	Н	Bi-directional battery management ONEWIRE interface. This signal has a 4.7K pull-up to VIO_1V8.
J2.39	uP_UARTB_R TS	H19	UART3_RTS_SD/ GPIO_164	0	1.8V	Н	Ready To Send signal for UART3.
J2.40	LCD_D21 (SYS_BOOT4	AF19	SYS_BOOT4/ MMC2_DIR_DAT2/ DSS_D21/GPIO_6	0	1.8V	Z	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x TRM</i> for LCD bus mapping. Must be left floating during boot-up, unless the boot order is to be modified. This signal has a 4.7K pull-down on the SOM.
J2.41	uP_UARTB_R X	H20	UART3_RX_IRRX/ GPIO_165	I	1.8V	Н	Serial Data Receive signal for UART3.
J2.42	SD1_CMD	M27	MMC1_CMD/MS_BS / GPIO_121	I/O	3.0V (VMMC1)	L	MMC/SD1 Command signal. This signal requires a 10K pull-up to VMMC1. (see note 4)
J2.43	uP_UARTB_T X	H21	UART3_TX_IRTX/ GPIO_166	0	1.8V	Н	Serial Data Transmit signal for UART3.
J2.44	SD1_DATA2	N25	MMC1_DAT2/ MS_DAT2/GPIO_12 4	I/O	3.0V (VMMC1)	L	MMC/SD1 Data 2 signal. This signal requires a 10K pull-up to VMMC1. (see note 4)
J2.45	MCSPI4_CS0	K26	McBSP1_FSX/ McSPI4_CS0/ McBSP_FSX/ GPIO_161	0	1.8V	L	McSPI4 interface chip select 0 output.
J2.46	SD1_DATA1	N26	MMC1_DAT1/ MS_DAT1/GPIO_12 3	I/O	3.0V (VMMC1)	L	MMC/SD1 Data 1 signal. This signal requires a 10K pull-up to VMMC1. (see note 4)
J2.47	MCBSP2_DX	K4 (PMIC) M21	I2S.DIN/TDM.DIN (PMIC) McBSP2_DX/ GPIO_119	0	1.8V	L	McBSP2 interface transmit output.
J2.48	SD1_DATA0	N27	MMC1_DAT0/ MS_DAT0/GPIO_12 2	I/O	3.0V (VMMC1)	L	MMC/SD1 Data 0 signal. This signal requires a 10K pull-up to VMMC1. (see note 4)
J2.49	MCBSP2_CLK X	L3 (PMIC) N21	I2S.CLK/TDM.CLK (PMIC) McBSP2_CLKX/ GPIO_117	0	1.8V	L	McBSP2 transmit clock output.
J2.50	SD1_DATA3	P28	MMC1_DAT3/ MS_DAT3/GPIO_12 5	I/O	3.0V (VMMC1)	L	MMC/SD1 Data 3 signal. This signal requires a 10K pull-up to VMMC1. (see note 4)

J2 Pin#	Signal Name	Ball BGA	Drossess Signal	T/0	Voltage	Reset State <sup>5</sup>	Description
JZ PIN#	Name	#	Processor Signal I2S.SYNC/TDM.SYN	1/0	Voltage	State	Description
			C (PMIC)				
J2.51	MCBSP2_FSX	R6 (PMIC) P21	McBSP2_FSX/ GPIO_116	I/O	1.8V	L	McBSP2 transmit frame synchronization.
			CAM_FLD/	, -		_	
J2.52	CSI_FLD	C23	CAM_GLOBAL_RES ET/GPIO_98	I/O	1.8V	L	Camera Sensor Interface field identification.
JZ.JZ	CSI_I LD	C23	I2S.DOUT/TDM.DO	1/0	1.00	<u> </u>	Camera Sensor Interface field identification.
		K2 (DMIC)	UT (PMIC)				
J2.53	MCBSP2_DR	R21	McBSP2_DR/ GPIO_118	I	1.8V	L	McBSP2 interface receive input.
	uP_GPIO_12		SIM_CLK/GPIO_12				
J2.54	7	P26	7	I/O	1.8V	L	Processor GPIO 127. (see notes 2 & 4)
	R92 Populated:						
	KEY_ROW3 (CONFIG15)	V7 (DMIC)	KPD.R3 (PMIC)	I	1.8V	NA	Keypad Row 3 signal.
	R93	K7 (PMIC)	RPD.R3 (PMIC)	1	1.6V	INA	Reypau Row 3 Signal.
	Populated						
	( <b>default)</b> : CSI D7						Camera Sensor Interface Data bit 7. This signal may also be used as GPI; output signaling is not
J2.55	(CONFIG15)	L28	CAM_D7/GPIO_106	I	1.8V	L	supported.
J2.56	uP_GPIO_12 8	R27	SIM_PWRCTRL/ GPIO_128	I/O	1.8V	L	Processor GPIO 128.
	R92		_				
	Populated: KEY_ROW2						
	(CONFIG14)	L8 (PMIC)	KPD.R2 (PMIC)	I	1.8V	NA	Keypad Row 2 signal.
	R93 Populated						
	(default):						Camera Sensor Interface Data bit 6. This signal
J2.57	CSI_D6 (CONFIG14)	K28	CAM_D6/GPIO_105	I	1.8V	L	may also be used as GPI; output signaling is not supported.
32.37	uP_GPIO_12	1120	SIM_RST/GPIO_12	-	1.01		Supportedi
J2.58	9	R25	9 - , -	I/O	1.8V	L	Processor GPIO 129. (see note 4)
		(See schematic					
J2.59	DGND	)	(See schematic)	I	GND	NA	Ground. Connect to digital ground.
J2.60	TV_OUT2	W28	CVIDEO2_OUT	0	1.8V (VDAC)	0	Analog TV_OUT2.
	R92 Populated:						
	KEY_ROW1	I/O (DMIC)	(CDC D4 (DMIC)		1.01/		K
	(CONFIG13) R93	K8 (PMIC)	KPD.R1 (PMIC)	I	1.8V	NA	Keypad Row 1 signal.
	Populated						
	(default): CAM_WEN		CAM_WEN/ CAM_SHUTTER/				
J2.61	(CONFIG13)	B23	GPIO_167	I	1.8V	L	Camera Sensor Write Enable.
		(See schematic					
J2.62	DGND	)	(See schematic)	I	GND	NA	Ground. Connect to digital ground.
	R92 Populated:						
	KEY_ROW0						
J2.63	(CONFIG12)	K9 (PMIC)	KPD.R0 (PMIC)	I	1.8V	NA	Keypad Row 0 signal.

J2 Pin#	Signal Name	Ball BGA #	Processor Signal	I/O	Voltage	Reset State <sup>5</sup>	Description
	R93 Populated (default): CSI_HSYNC (CONFIG12)	A24	CAM_HS/ SSI2_DAT_TX/ GPIO_94	I/O	1.8V	L	Camera Sensor Interface Horizontal Sync signal.
J2.64	TV_OUT1	Y28	CVIDEO1_OUT	0	1.8V (VDAC)	0	Analog TV_OUT1.
	R94 populated: KEY_COL3 (CONFIG19)	F7 (PMIC)	KPD.C3 (PMIC)	OD	1.8V	NA	Open-drain, Keypad Column 3 signal.
J2.65	R95 Populated (default): CSI_VSYNC (CONFIG19)	A23	CAM_VS/ SSI2_FLAG_TX/ GPIO_95	I/O	1.8V	L	Camera Sensor Interface Vertical Sync signal.
J2.66	LCD_D14 (R4)	AA28	DSS_D14/SDI_DAT 3N/ GPIO_84	0	1.8V	L	LCD R4 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
	R94 Populated: KEY_COL2 (CONFIG18)	G6 (PMIC)	KPD.C2 (PMIC)	OD	1.8V	NA	Open-drain, Keypad Column 2 signal.
J2.67	R95 Populated (default): CSI_PCLK (CONFIG18)	C27	CAM_PCLK_GPIO_9 7	I	1.8V	L	Camera Sensor Interface Pixel Clock signal.
J2.68	LCD_D13 (R3)	AB27	DSS_D13/SDI_DAT 2P/ GPIO_83	0	1.8V	L	LCD R3 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
	R94 Populated: KEY_COL1 (CONFIG17)	H7 (PMIC)	KPD.C1 (PMIC)	OD	1.8V	NA	Open-drain, Keypad Column 1 signal.
J2.69	R95 Populated (default): CSI_XCLKB (CONFIG17)	B26	CAM_XCLKB/ GPIO_111	0	1.8V	L	Camera Sensor Clock Output b.
J2.70	LCD_D12 (R2)	AB28	DSS_D12/SDI_DAT 2N/GPIO_82	0	1.8V	L	LCD R2 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
	R94 Populated: KEY_COL0 (CONFIG16)	G8 (PMIC)	KPD.C0 (PMIC)	OD	1.8V	NA	Open-drain, Keypad Column 0 signal.
10.74	R95 Populated (default): CSI_XCLKA	635	CAM_XCLKA/				
J2.71	(CONFIG16)	C25	GPIO_96	0	1.8V	L	Camera Sensor Clock Output a.
J2.72	uP_UARTC_T X	AA25	UART2_TX/ MCBSP3_CLKX/ GPT11_PWM_EVT/ GPIO_146	0	1.8V	Н	Serial Data Transmit signal for UART2.

J2 Pin#	Signal Name	Ball BGA #	Processor Signal	I/O	Voltage	Reset State <sup>5</sup>	Description
	R88 Populated:		ETK_D6/McBSP5_D X/ MMC3_DAT2/ HSUSB1_DATA6/ HSUSB1_TLL_DATA				
	MCBSP5_DX (CONFIG7)	AF13	6/ GPIO_20	0	1.8V	L	McBSP5 interface transmit output.
J2.73	R89 Populated (default): MCSPI4_SOM I (CONFIG7)	U21	McBSP1_DR/ McSPI4_SOMI/ McBSP3_DR/ GPIO_159	I	1.8V	L	McSPI4 interface receive input.
	uP_UARTC_R		UART2_RTS/ MCBSP3_DR/ GPT10_PWM_EVT/				
J2.74	TS	AB25	GPIO_145 ETK D5/McBSP5 F	0	1.8V	Н	Ready To Send signal for UART2.
	R88 Populated: MCBSP5_FSX (CONFIG6)	AH9	SX/ MMC3_DAT1/ HSUSB1_DATA5/ HSUSB1_TLL_DATA 5/ GPIO_19	I/O	1.8V	L	McBSP5 transmit frame synchronization.
J2.75	R89 Populated (default): MCSPI4_SIM O (CONFIG6)	V21	McBSP1_DX/ McSPI4_SIMO/ McBSP3_DX/ GPIO_158	0	1.8V	L	McSPI4 interface transmit output.
J2.76	uP_UARTC_C TS	AB26	UART2_CTS/ MCBSP3_DX/ GPT9_PWM_EVT/ GPIO_144	I	1.8V	Н	Clear To Send signal for UART2.
	R88 Populated: MCBSP5_DR (CONFIG5)	AE11	ETK_D4/McBSP5_D R/ MMC3_DAT0/ HSUSB1_DATA4/ HSUSB1_TLL_DATA 4/ GPIO_18	I	1.8V		McBSP5 interface receive input.
12.77	R89 Populated (default): MCSPI4_CLK		McBSP1_CLKR/ McSPI4_CLK/				
J2.77 J2.78	(CONFIG5) LCD_D15 (R5)	Y21 AA27	DSS_D15/SDI_DAT 3P/GPIO 85	0	1.8V		McSPI4 serial clock signal.  LCD R5 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.79	LCD_D2 (B3)		DSS_D20/SDI_DEN / McSPI3_SOMI/ DSS_D2/GPIO_90	0	1.8V	Н	LCD B3 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.80	LCD_D22 (SYS_BOOT5 )	AE21	SYS_BOOT5/ MMC2_DIR_DAT3/ DSS_D22/GPIO_7	0	1.8V	Z	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x TRM</i> for LCD bus mapping. Must be left floating during boot-up, unless the boot order is to be modified. This signal has a 4.7K pull-up on the SOM. This signal is also connected to pin J2.89.

J2 Pin#	Signal Name	Ball BGA #	Processor Signal	I/O	Voltage	Reset State <sup>5</sup>	Description
J2.81	LCD_D3 (B4)	J26	DSS_D21/SDI_STP / McSPI3_CS0/ DSS_D3/GPIO_91	0	1.8V	L	LCD B4 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.82	LCD_D10 (G5)	AD28	DSS_D10/SDI_DAT 1N/ GPIO_80	0	1.8V	L	LCD G5 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.83	LCD_D1 (B2)	H25	DSS_D19/SDI_HSY NC/ McSPI3_SIMO/ DSS_D1/GPIO_89	0	1.8V	L	LCD B2 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.84	LCD_D11 (R1)	AD27	DSS_D11/ SDI_DAT1P/GPIO_ 81	0	1.8V	L	LCD R1 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.85	CSI_D0	AG17	CAM_D0/CSI2_DX2 / GPIO_99	I	1.8V (VAUX4) (see note 3)	L	Camera Sensor Interface Data bit 0. This signal may also be used as GPI; output signaling is not supported. <b>NOTE:</b> The VAUX4 supply is off by default and must be enabled by software.
J2.86	uP_UARTC_R X	AD25	UART2_RX/ MCBSP3_FSX/ GPT8_PWM_EVT/ GPIO_147	I	1.8V	Н	Serial Data Receive signal for UART2.
J2.87	CSI_D1	AH17	CAM_D1/CSI2_DY2 /GPIO_100	I	1.8V (VAUX4) (see note 3)	L	Camera Sensor Interface Data bit 1. This signal may also be used as GPI; output signaling is not supported. <b>NOTE:</b> The VAUX4 supply is off by default and must be enabled by software.
J2.88	uP_CLKOUT1 26MHz	AG25	SYS_CLKOUT1/ GPIO_10	0	1.8V	L	Processor SYS_CLKOUT1.
J2.89	SYS_BOOT5 (LCD_22)	AE21	SYS_BOOT5/ MMC2_DIR_DAT3/ DSS_D22/GPIO_7	I/O	1.8V	Z	Processor SYS_BOOT5. Must be left floating during boot up, unless the boot order is to be modified. This signal has a 4.7K pull-up on the SOM. See Table 5.1 for more information. This signal is also connected to pin J2.80.
J2.90	DGND	(See schematic )	(See schematic)	I	GND	NA	Ground. Connect to digital ground.
J2.91	uP_I2C2_SD A	AE15	I2C2_SDA/GPIO_1 83	I/O	1.8V	Н	I2C channel 2 data signal. This signal has a 4.7K pull-up to the reference voltage onboard.
J2.92	MSTR_nRST	AH25	SYS_nRESPWRON	I	1.8V	Z	Active low. External reset input to the DM3730/AM3703 Torpedo SOM. This signal should be used to reset all devices on the DM3730/AM3703 Torpedo SOM including the CPU.
J2.93	uP_I2C2_SCL	AF15	I2C2_SCL/GPIO_16 8	I/O	1.8V	Н	I2C channel 2 clock signal. This signal has a 4.7K pull-up to the reference voltage onboard.
J2.94	LCD_D4 (B5)		DSS_D22/ SDI_CLKP/ McSPI3_CS1/ DSS_D4/GPIO_92	0	1.8V	L	LCD B5 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.95	uP_I2C3_SCL	AF14	I2C3_SCL/ GPIO_184	I/O	1.8V	Н	I2C channel 3 Clock signal. This signal has a 4.7K ohm pull-up on the SOM.
J2.96	LCD_D5 (G0)	AC28	DSS_D23/ SDI_CLKN/ DSS_D5/GPIO_93	0	1.8V	L	LCD G0 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.97	uP_I2C3_SD A	AG14	I2C3_SDA/ GPIO_185	I/O	1.8V	Н	I2C channel 3 Data signal. This signal has a 4.7K ohm pull-up on the SOM.

J2 Pin#	Signal Name	Ball BGA #	Processor Signal	I/O	Voltage	Reset State <sup>5</sup>	Description
J2.98	LCD_D0 (B1)	H26	DSS_D18/SDI_VSY NC/McSPI3_CLK/ DSS_D0/GPIO_88	0	1.8V	L	LCD B1 data bit when operating in 16 bpp 5:6:5 color mode. Please reference the <i>AM/DM37x TRM</i> for 24-bit LCD bus mapping.
J2.99	DGND	(See schematic )	(See schematic)	I	GND	NA	Ground. Connect to digital ground.
J2.100	SYS_BOOT0 (LCD_D18)	AH26	SYS_BOOT0/ DSS_D18/GPIO_2	I/O	1.8V	Z	Processor SYS_BOOTO. Must be left floating during boot-up, unless the boot order is to be modified. This signal has a 4.7K pull-up on the SOM. See Table 5.1 for more information. This signal is also connected to pin J2.36.

#### **TABLE NOTES:**

- 1. USB voltage levels follow the USB specification and depend on the USB operating speed. Please see the USB specification for more information.
- 2. This signal is used as card detect on the DM3730 Torpedo Development Kit and is recognized as such by Logic PD software. If using the DM3730/AM3703 Torpedo SOM on a custom baseboard that uses an SD card socket without card detect, this signal must be grounded.
- 3. This signal is on the DM3730/AM3703 processor's VDDS\_ CSIPHY2 power rail. On the DM3730/AM3703 Torpedo SOM, this rail is powered by the TPS65950's VAUX4 power supply which is not enabled by default; therefore, the signal will not function until this power supply is turned on. Also, this signal is only available as an input when configured as a GPIO.
- 4. Due to buffer strength, an external serial resistor must be connected to the BGA balls where GPIO\_120 through GPIO\_127 and GPIO\_129 are muxed with MMC/SIM signals. See "Section 25.2" in TI's DM3730, DM3725 Digital Media Processors TRM for additional information.
- 5. **Signal Reset State:** Condition in which the processor pulls the signals while in and out of reset.
  - 0: The buffer drives to Vol level (pull-down/pull-up resistor not activated)
  - 1: The buffer drives to Voh level (pull-down/pull-up resistor not activated)
  - Z: High-impedance with respect to the processor, but the module may have an external pull-up/down resistor. See Description column for details.
  - L: High-impedance with an active pull-down resistor in the processor
  - H: High-impedance with an active pull-up resistor in the processor
  - $(1^{st} \text{ condition})/(2^{nd} \text{ condition})$ :  $1^{st} \text{ condition describes value when reset is asserted.}$   $2^{nd} \text{ condition describes value after reset has been released.}$

## 7.3 Configurable Pins

Several pins are configurable to allow for maximum customization of the DM3730/AM3703 Torpedo SOM feature-set. However, tradeoffs must be considered. Table 7.1

gives some examples of features that are gained and lost through customization; this is not an exhaustive list.

Table 7.1: Feature Gain/Loss through Customization

Resistor Population	Gain	Loss
R92, R94	4x4 Keypad	Camera Interface control signals
R91, R93, R95	12-bit Camera Interface	ADC, 4x4 Keypad
R86	24-bit LCD	SD3, McSPI1 extra CS
R87	SD3, McSPI1 extra CS	24-bit LCD
R88	McBSP5	McSPI4
R89	McSPI4	McBSP5
R90	ADC	Camera interface data8-data11
R97, R86	McSPI3 (with clock)	SD3
R96, R87	SD3	McSPI3

**NOTE:** Resistor populations other than the default require a custom model number to be created through Logic PD's New Product Introduction (NPI) process. Please <u>contact Logic PD</u> for more information.

Table 7.2 provides a list of all the configurable pins on the J1 and J2 expansion connectors. The information below is the same as what appears in the complete pin description tables in Sections 7.1 and 7.2.

Table 7.2: Configurable J1 and J2 Connector Pins

Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Description
	R90 Populated (default): ADCIN0 (CONFIG11)	H4 (PMIC)	ADCINO (PMIC)	I	max 1.5V	Analog to digital converter input. Connected to TPS65950 ADCINO. Tie to DGND when not used.
J1.76	R91 Populated: CSI_D8 (CONFIG11)	K27 (PMIC)	CAM_D8/GPIO_107	I	1.8V	Camera Sensor Interface Data bit 8. This signal may also be used as GPI; output signaling is not supported.
	R90 Populated (default): ADCIN1 (CONFIG10)	J3 (PMIC)	ADCIN1 (PMIC)	I	max 1.5V	Analog to digital converter input. Connected to TPS65950 ADCIN1. Tie to DGND when not used.
J1.78	R91 Populated: CSI_D9 (CONFIG10)	L27	CAM_D9/GPIO_108	I	1.8V	Camera Sensor Interface Data bit 9. This signal may also be used as GPI; output signaling is not supported.
J1.80	R90 Populated (default): ADCIN2 (CONFIG9)	G3 (PMIC)	ADCIN2 (PMIC)	I	max 2.5V	Analog to digital converter input. Connected to TPS65950 ADCIN2. Tie to DGND when not used.
	R91 Populated: CSI_D10 (CONFIG9)	B25	CAM_D10/SSI2_WAKE /GPIO_109	I	1.8V	Camera Sensor Interface Data bit 10.
J1.82	R90 Populated (default): ADCIN3 (CONFIG8)	P11 (PMIC)	ADCIN3 (PMIC)	I	max 2.5V	Analog to digital converter input. Connected to TPS65950 ADCIN3. Tie to DGND when not used.


Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Description
	R91 Populated: CSI_D11 (CONFIG8)	C26	CAM_D11/GPIO_110	I	1.8V	Camera Sensor Interface Data bit 11.
J1.86	R86 Populated (default): LCD_D17 (CONFIG1)	H27	DSS_D17/GPIO_87	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x Multimedia Device TRM</i> for LCD bus mapping.
	R87 Populated: MCSPI1_CS2 (CONFIG1)	AB1	McSPI1_CS2/ MMC3_CLK/ GPIO_176	0	1.8V	McSPI1 interface chip select 2 output.
J1.87	R86 Populated (default): LCD_D23 (CONFIG2/SYS_BOOT 6)	AF21	SYS_BOOT6/DSS_D23 /GPIO_8	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x TRM</i> for LCD bus mapping. Must be left floating during boot-up, unless the boot order is to be modified. This signal has a 4.7K pull-up on the SOM.
	R87 Populated: SD3_CLK (CONFIG2)	AF10	ETK_CLK/ McBSP5_CLKX/ MMC3_CLK/ HSUSB1_STP/ MM1_RXDP/ HSUSB1_TLL_STP/ GPIO_12	0	1.8V	MMC/SD3 Clock signal.
J1.88	R86 Populated (default): MCSPI3_CLK (CONFIG3)	AE13	ETK_D3/McSPI3_CLK/ MMC3_DAT3/ HSUSB1_DATA7/ HSUSB1_TLL_DATA7/ GPIO_17	0	1.8V	McSPI3 serial clock signal.
	R87 Populated: MCSPI1_CS3 (CONFIG3)	AB2	McSPI1_CS3/ HSUSB2_TLL_DATA2/ MM2_TXDAT/GPIO_17 7	0	1.8V	McSPI1 interface chip select 3 output.
J1.90	R96 Populated (default): SD3_DATA3 (CONFIG23)	AE3	MMC2_DAT7/ MMC2_CLKIN/ MMC3_DAT3/ HSUSB3_TLL_NXT/ MM3_RXDM/GPIO_139	I/O	1.8V	MMC/SD3 Data 3 signal. This signal requires a 10K pull-up to VIO_1V8.
31.90	R97 Populated: MCSPI3_SOMI (CONFIG23)	AG12	ETK_D1/McSPI3_SOMI /HSUSB1_DATA1/ MM1_TXSE0/ HSUSB1_TLL_DATA1/ GPIO_15	I	1.8V	McSPI3 interface receive input.
11.02	R96 Populated (default): SD3_DATA2 (CONFIG22)	AF3	MMC2_DAT6/ MMC2_DIR_CMD/ CAM_SHUTTER/ MMC3_DAT2/ HSUSB3_TLL_DIR/ GPIO_138	I/O	1.8V	MMC/SD3 Data 2 signal. This signal requires a 10K pull-up to VIO_1V8.
J1.92	R97 Populated: MCSPI3_SIMO (CONFIG22)	AF11	ETK_D0/McSPI3_SIMO /MMC3_DAT4/ HSUSB1_DATA0/ MM1_RXRCV/ HSUSB1_TLL_DATA0/ GPIO_14	0	1.8V	McSPI3 interface transmit output.


Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Description
J1.94	R96 Populated (default): SD3_DATA1 (CONFIG21)	АНЗ	MMC2_DAT5/ MMC2_DIR_DAT1/ CAM_GLOBAL_RESET/ MMC3_DAT1/ HSUSB3_TLL_STP/ MM3_RXDP/GPIO_137	I/O	1.8V	MMC/SD3 Data 1 signal. This signal requires a 10K pull-up to VIO_1V8.
	R97 Populated: MCSPI3_CS0 (CONFIG21)	AH12	ETK_D2/McSPI3_CS0/ HSUSB1_DATA2/ MM1_TXDAT/ HSUSB1_TLL_DATA2/ GPIO_16	0	1.8V	McSPI3 interface chip select 0 output.
	R96 Populated (default): SD3_DATA0 (CONFIG20)	AE4	MMC2_DAT4/ MMC2_DIR_DAT0/ MMC3_DAT0/GPIO_13 6	I/O	1.8V	MMC/SD3 Data 0 signal. This signal requires a 10K pull-up to VIO_1V8.
J1.96	R97 Populated: MCSPI3_CS1 (CONFIG20)	AH14	ETK_D7/McSPI3_CS1/ MMC3_DAT7/ HSUSB1_DATA3/ MM1_TXEN_n/ HSUSB1_TLL_DATA3/ GPIO_21	0	1.8V	McSPI3 interface chip select 1 output.
J1.99	R86 Populated (default): LCD_D16 (CONFIG0)	G25	DSS_D16/GPIO_86	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the <i>AM/DM37x TRM</i> for LCD bus mapping.
31.99	R87 Populated: SD3_CMD (CONFIG0)	AE10	ETK_CTL/MMC3_CMD/ HSUSB1_CLK/ HSUSB1_TLL_CLK/ GPIO_13	0	1.8V	MMC/SD3 Command signal. This signal requires a 10K pull-up to VIO_1V8.
	R92 Populated: KEY_ROW3 (CONFIG15)	K7 (PMIC)	KPD.R3 (PMIC)	I	1.8V	Keypad Row 3 signal.
J2.55	R93 Populated (default): CSI_D7 (CONFIG15)	L28	CAM_D7/GPIO_106	I	1.8V	Camera Sensor Interface Data bit 7. This signal may also be used as GPI; output signaling is not supported.
	R92 Populated: KEY_ROW2 (CONFIG14)	L8 (PMIC)	KPD.R2 (PMIC)	I	1.8V	Keypad Row 2 signal.
J2.57	R93 Populated (default): CSI_D6 (CONFIG14)	K28	CAM_D6/GPIO_105	I	1.8V	Camera Sensor Interface Data bit 6. This signal may also be used as GPI; output signaling is not supported.
	R92 Populated: KEY_ROW1	K8 (PMIC)	KPD.R1 (PMIC)		1.8V	Keypad Row 1 signal.
J2.61	R93 Populated (default): CAM_WEN (CONFIG13)	B23	CAM_WEN/ CAM_SHUTTER/ GPIO_167	I	1.8V	Camera Sensor Write Enable.
J2.63	R92 Populated: KEY_ROW0 (CONFIG12)	K9 (PMIC)	KPD.R0 (PMIC)	I	1.8V	Keypad Row 0 signal.


Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Description
	R93 Populated (default): CSI_HSYNC (CONFIG12)	A24	CAM_HS/ SSI2_DAT_TX/ GPIO_94	I/O	1.8V	Camera Sensor Interface Horizontal Sync signal.
	R94 populated: KEY_COL3 (CONFIG19)	F7 (PMIC)	KPD.C3 (PMIC)	OD	1.8V	Open-drain, Keypad Column 3 signal.
J2.65	R95 Populated (default): CSI_VSYNC (CONFIG19)	A23	CAM_VS/ SSI2_FLAG_TX/ GPIO_95	I/O	1.8V	Camera Sensor Interface Vertical Sync signal.
	R94 Populated: KEY_COL2 (CONFIG18)	G6 (PMIC)	KPD.C2 (PMIC)	OD	1.8V	Open-drain, Keypad Column 2 signal.
J2.67	R95 Populated (default): CSI_PCLK (CONFIG18)	C27	CAM_PCLK_GPIO_97	I	1.8V	Camera Sensor Interface Pixel Clock signal.
	R94 Populated: KEY_COL1 (CONFIG17)	H7 (PMIC)	KPD.C1 (PMIC)	OD	1.8V	Open-drain, Keypad Column 1 signal.
J2.69	R95 Populated (default): CSI_XCLKB (CONFIG17)	B26	CAM_XCLKB/ GPIO_111	0	1.8V	Camera Sensor Clock Output b.
	R94 Populated: KEY_COL0 (CONFIG16)	G8 (PMIC)	KPD.C0 (PMIC)	OD	1.8V	Open-drain, Keypad Column 0 signal.
J2.71	R95 Populated (default): CSI_XCLKA (CONFIG16)	C25	CAM_XCLKA/GPIO_96	0	1.8V	Camera Sensor Clock Output a.
J2.73	R88 Populated: MCBSP5_DX (CONFIG7)	AF13	ETK_D6/McBSP5_DX/ MMC3_DAT2/ HSUSB1_DATA6/ HSUSB1_TLL_DATA6/ GPIO_20	0	1.8V	McBSP5 interface transmit output.
	R89 Populated (default): MCSPI4_SOMI (CONFIG7)	U21	McBSP1_DR/ McSPI4_SOMI/ McBSP3_DR/ GPIO_159	I	1.8V	McSPI4 interface receive input.
J2.75	R88 Populated: MCBSP5_FSX (CONFIG6)	AH9	ETK_D5/McBSP5_FSX/ MMC3_DAT1/ HSUSB1_DATA5/ HSUSB1_TLL_DATA5/ GPIO_19	I/O	1.8V	McBSP5 transmit frame synchronization.
-	R89 Populated (default): MCSPI4_SIMO (CONFIG6)	V21	McBSP1_DX/ McSPI4_SIMO/ McBSP3_DX/ GPIO_158	0	1.8V	McSPI4 interface transmit output.

Pin#	Signal Name	BGA Ball#	Processor Signal	I/O	Voltage	Description
J2.77	R88 Populated: MCBSP5_DR (CONFIG5)		ETK_D4/McBSP5_DR/ MMC3_DAT0/ HSUSB1_DATA4/ HSUSB1_TLL_DATA4/ GPIO_18	I	1.8V	McBSP5 interface receive input.
	R89 Populated (default): MCSPI4_CLK (CONFIG5)		McBSP1_CLKR/ McSPI4_CLK/ SIM_CD/GPIO_156	0	1.8V	McSPI4 serial clock signal.

# **Appendix A: Mechanical Drawings**







BOTTOM

<u>ENG</u>	<u>DATE</u> 06.21.11
CHECK NWR	DATE
MGR RS	<u>DATE</u>
MANE	<u>DATE</u>

	₩						
REVISIONS REVISIONS							
REV.	PCB NUMBER	DESCRIPTION	DATE				
D	1013993, 1017857	UPDATED FOR AM3703 & DM3730 MODELS, ADDED ETM DIMENSIONS	06.21.11				
Е	1013993, 1017857	ADDED ADDITIONAL PIN NUMBERS TO FOOTPRINT	05.23.12				
F	1013993, 1017857	ADDED NOTE 6	01.30.15				
G	1013993, 1017857	AMENDED NOTE 3 TO INCLUDE TOLERANCE	10/21/2016				

### **NOTES:**

DO NOT SCALE DRAWING


 $\stackrel{\frown}{2}$ . Do not place any components within layout area of som

BASEBOARD CONNECTOR SPECIFICATION (MACHINE PLACEMENT RECOMMENDED): HIROSE DF40C-100DS-0.4V. THE CORRESPONDING SOM MATING CONNECTORS WILL BE HELD WITHIN A TOLERANCE OF +/-0.005" IN THE X AND Y AXIS RELATIVE TO THESE BASEBOARD CONNECTOR DIMENSIONS

4. IF USING THE ETM DEBUG BOARD DURING DEVELOPMENT, VERIFY COMPONENT HEIGHT CONSTRAINTS IN SPECIFIED AREA

5. PANEL VESTIGES ON ALL FOUR EDGES. PLEASE DO NOT PLACE COMPONENTS DIRECTLY ALIGNED WITH EDGE OF SOM

 REFER TO WHITE PAPER 491, DM3730/AM3703 TORPEDO SOM THERMAL MANAGEMENT, FOR RECOMMENDATIONS ON MECHANICAL HEAT DISTRIBUTION THROUGH THE BASEBOARD



THIS DRAWING PREPARED IN ACCORDANCE WITH ASME Y14.5-2000 ALL DIMENSIONS ARE IN MILLIMETERS

ARE IN MILLIMETERS UNLESS OTHERWISE SPECIFIED

TOLERANCES UNLESS OTHERWISE SPECIFIED

X ± 0.5

X.X ± 0.2

X.XX ± 0.1

X° ± 1°

THIRD ANGLE PROJECTION

> LOGIC PD

411 WASHINGTON AVE. SUITE 400 MINNEAPOLIS, MN 55401 T : 612.672.9495 F : 612.672.9489 I : WWW.LOGICPD.COM

00/12				
SIZE	TITLE			
A	AM3703, DM373 OMAP35X TORPEDO	& 08 102 C	Λ	
<u>SCALE</u>	DWG NO			
2:1	1012857			

<u>SHEET</u> 1 OF 2

**REV** 

