


#### GENERAL DESCRIPTION

The 85411I is a low skew, high performance 1-to-2 Differential-to-LVDS Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT. The CLK, nCLK pair can accept most standard differential input levels. The 85411I is characterized to operate from a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 85411I ideal for those clock distribution applications demanding well defined performance and repeatability.


#### **FEATURES**

- Two differential LVDS outputs
- One differential CLK, nCLK clock input
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum output frequency: 650MHz
- Translates any single ended input signal to LVDS levels with resistor bias on nCLK input
- Output skew: 25ps (maximum)
- Part-to-part skew: 300ps (maximum)
- Additive phase jitter, RMS: 0.05ps (typical)
- Propagation delay: 2.5ns (maximum)
- 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead free (RoHS 6) package

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



**85411I**8-Lead SOIC

3.90mm x 4.90mm x 1.37mm package body

M Package

Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVDS interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVDS interface levels.
5	GND	Power		Power supply ground.
6	nCLK	Input	Pulldown	Inverting differential clock input.
7	CLK	Input	Pullup	Non-inverting differential clock input.
8	V <sub>DD</sub>	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{_{|}}$  -0.5V to  $V_{_{|}DD}$  + 0.5V

Outputs, I

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance, θ<sub>a</sub> 112.7°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 10\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		2.97	3.3	3.63	V
   DD	Power Supply Current				50	mA

**Table 3B. Differential DC Characteristics,**  $V_{DD} = 3.3V \pm 10\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{_{DD}} = V_{_{IN}} = 3.63V$			5	μΑ
I'IH		nCLK	$V_{_{DD}} = V_{_{IN}} = 3.63V$			150	μA
	Input Low Current	CLK	$V_{_{DD}} = 3.63, V_{_{IN}} = 0V$	-150			μA
I IL	Imput Low Current	nCLK	$V_{_{DD}} = 3.63V, V_{_{IN}} = 0V$	-5			μA
V	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.3	V
V	Common Mode Inpu	ıt Voltage; NOTE 1, 2		0.5		V <sub>DD</sub> - 0.85	V

NOTE 1:  $V_{\parallel}$  should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V<sub>II</sub>.

Table 3C. LVDS DC Characteristics,  $V_{DD} = 3.3V \pm 10\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage		247	325	454	mV
$\Delta V_{_{\mathrm{OD}}}$	VOD Magnitude Change			0	50	mV
Vos	Offset Voltage		1.325	1.45	1.575	V
ΔV <sub>os</sub>	VOS Magnitude Change			5	50	mV
OFF	Power Off Leakage		-20	±1	+20	μΑ
OSD	Differential Output Short Circuit Current			-3.5	-5	mA
os	Output Short Circuit Current			-3.5	-5	mA



Table 4. AC Characteristics,  $V_{DD} = 3.3V \pm 10\%$  Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				650	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		1.5		2.5	ns
tsk(o)	Output Skew; NOTE 2, 4				25	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				300	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	(12kHz to 20MHz)		0.05		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80% @ 50MHz	150		350	ps
odc	Output Duty Cyclo	f > 500MHz	46		54	%
Jouc	Output Duty Cycle	f ≤ 500MHz	48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f \le 650 \text{MHz}$  unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



#### **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels

(dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device.

This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.




## PARAMETER MEASUREMENT INFORMATION







#### 3.3V OUTPUT LOAD AC TEST CIRCUIT




#### DIFFERENTIAL INPUT LEVEL




#### PART-TO-PART SKEW




#### **O**UTPUT **S**KEW



#### PROPAGATION DELAY



#### OUTPUT RISE/FALL TIME





#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

DIFFERENTIAL OUTPUT VOLTAGE SETUP




## PARAMETER MEASUREMENT INFORMATION, CONTINUED






#### OFFSET VOLTAGE SETUP

Power Off Leakage Setup





**OUTPUT SHORT CIRCUIT CURRENT SETUP** 

DIFFERENTIAL OUTPUT SHORT CIRCUIT CURRENT SETUP



## **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\tiny DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

# RECOMMENDATIONS FOR UNUSED OUTPUT PINS OUTPUTS:

#### LVDS

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, there should be no trace attached.



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 2A to 2E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for IDT HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY IDT HIPERCLOCKS LVHSTL DRIVER




FIGURE 2B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



#### LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 3. In a  $100\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of  $100\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 3. TYPICAL LVDS DRIVER TERMINATION



## Power Considerations

This section provides information on power dissipation and junction temperature for the85411I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the85411I is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{nn} = 3.3V + 10\% = 3.63V$ , which gives worst case results.

• Power (core)<sub>MAX</sub> =  $V_{DD\_MAX} * I_{DD\_MAX} = 3.63V * 50mA = 181.5mW$ 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$ <sub>M</sub> must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of  $85^{\circ}$ C with all outputs switching is:  $85^{\circ}$ C + 0.182W \*  $103.3^{\circ}$ C/W =  $103.8^{\circ}$ C. This is below the limit of  $125^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

Table 5. Thermal Resistance  $\theta_{\text{JA}}$  for 8-Lead SOIC, Forced Convection

#### θ<sub>JA</sub> by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



## **RELIABILITY INFORMATION**

Table 6.  $\theta_{_{JA}} vs.$  Air Flow Table for 8 Lead SOIC

#### $\theta_{JA}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### **TRANSISTOR COUNT**

The transistor count for85411I is: 636

## PACKAGE OUTLINE & DIMENSIONS

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC






TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	MINIMUN	MAXIMUM
N	8	3
Α	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
Е	3.80	4.00
е	1.27 E	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°



#### Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85411AMILF	85411AIL	8 lead "Lead Free" SOIC	Tray	-40°C to +85°C
85411AMILFT	85411AIL	8 lead "Lead Free" SOIC	Tape and Reel	-40°C to +85°C



	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
В	T3C	3 8 11	Changed V from $\pm 5\%$ to $\pm 10\%$ throughout datasheet. LVDS DC Characteristics Table - changed V range from 200mV min./360mV max. to 247mV min./454mV max. Changed $\Delta V$ from 40mV max. to 50mV max. Changed $\Delta V$ from 1.125mV min./1.375mV max. to 1.325mV min./1.575mV max. Changed $\Delta V$ from 25mV max. to 50mV max. Added Recommendations for Unused Output Pins. Added Power Considerations.	9/25/06		
В	3x, 4	3, 4	Corrected temperature in tables.	11/7/07		
В	T3C	3	LVDS DC Characteristics Table - deleted V <sub>DH</sub> & V <sub>DL</sub> rows.	1/20/09		
В	Т8	1 1 13	Removed ICS from the part number where needed. General Description - Removed ICS Chip and HiPerClockS. Features section - removed reference to leaded packages. Ordering Information - removed quantity from tape and reel. Deleted the LF note below the table. Updated header and footer.	1/20/16		





Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved