Power MOSFET

25 V, 78 A, Single N-Channel, DPAK

Features

- Low R_{DS(on)}
- Optimized Gate Charge
- Pb-Free Packages are Available

Applications

- Desktop VCORE
- DC-DC Converters
- Low Side Switch

MAXIMUM RATINGS (T_{.I} = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	25	V
Gate-to-Source Voltage)	_	V_{GS}	±20	V
Continuous Drain		T _C = 25°C	I _D	14.8	Α
Current (Note 1)		$T_C = 85^{\circ}C$		11.5	
Power Dissipation (Note 1)		T _C = 25°C	P_{D}	2.3	W
Continuous Drain		T _C = 25°C	I _D	11.4	Α
Current (Note 2)	Steady	$T_C = 85^{\circ}C$		8.8	
Power Dissipation (Note 2)	State	T _C = 25°C	P _D	1.4	W
Continuous Drain		$T_C = 25^{\circ}C$	I _D	78	Α
Current (R _{θJC})		$T_C = 85^{\circ}C$		56	
Power Dissipation $(R_{\theta JC})$		T _C = 25°C	P _D	64	8
Pulsed Drain Current	t _p = 10 μs		I_{DM}	210	Α
Current Limited by Pack	age	T _A = 25°C	I _{DmaxPkg}	45	Α
Drain to Source dV/dt	Drain to Source dV/dt			8.0	V/ns
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			Is	78	Α
Single Pulse Drain–to–Source Avalanche Energy ($V_{DD}=24$ V, $V_{GS}=10$ V, L = 5.0 mH, $I_L(pk)=17$ A, $R_G=25$ Ω)			E _{AS}	722.5	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 seconds)			T _L	260	°C

THERMAL RESISTANCE

Junction-to-Case (Drain)	$R_{\theta JC}$	1.95	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	65	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta,IA}$	110	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface—mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
25 V	4.6 @ 10 V	78 A
25 V	6.5 @ 4.5 V	70 K










CASE 369AA DPAK (Bend Lead) STYLE 2

CASE 369D DPAK (Straight Lead) STYLE 2

CASE 369AD IPAK (Straight Lead)

MARKING DIAGRAMS & PIN ASSIGNMENTS



Y = Year WW = Work Week 78N03 = Device Code G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•				•	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				24		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.5	μΑ
		V _{DS} = 20 V	T _J = 125°C			10	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{G}$	iS = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{E}$	_O = 250 μA	1.0	1.6	3.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-5.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V,	I _D = 78 A		4.6	6.0	mΩ
		V _{GS} = 4.5 V,	I _D = 36 A		6.5	7.8	-
Forward Transconductance	gFS	V _{DS} = 10 V,	I _D = 15 A		22		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCE						
Input Capacitance	C _{iss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 12 V			1920	2250	
Output Capacitance	C _{oss}				960		pF
Reverse Transfer Capacitance	C _{rss}				420		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V},$ $I_{D} = 20 \text{ A}$			25.5	35	nC
Threshold Gate Charge	Q _{G(TH)}				2.4		
Gate-to-Source Charge	Q_{GS}				5.3		
Gate-to-Drain Charge	Q_{GD}				18.2		
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t _{d(on)}				11		- ns
Rise Time	t _r	V _{GS} = 4.5 V, \	/ns = 20 V.		68		
Turn-Off Delay Time	t _{d(off)}	$I_D = 20 \text{ A, R}$	$_{\rm G}$ = 3.0 Ω		23		
Fall Time	t _f				42		
DRAIN-SOURCE DIODE CHARACTERISTIC	s					•	•
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		0.83	1.0	V
		I _S = 20 A	T _J = 125°C		0.7		1
Reverse Recovery Time	t _{RR}		•		39		
Charge Time	ta	$V_{GS} = 0 \text{ V. dls/c}$	l _t = 100 A/us.		17.8		ns
Discharge Time	tb	$V_{GS} = 0 \text{ V, } dls/dt = 100 \text{ A/}\mu s,$ $I_{S} = 20 \text{ A}$			21		
Reverse Recovery Time	Q _{RR}				33		nC
PACKAGE PARASITIC VALUES	•					•	•
Source Inductance	L _S	- Ta = 25C			2.49		
Drain Inductance	L _D				0.02		nH
Gate Inductance	L _G				3.46		1
Gate Resistance	R_{G}				1.0		Ω

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-To-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)
Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Diode Reverse Recovery Waveform




Figure 14. Thermal Response - Various Duty Cycles

ORDERING INFORMATION


Order Number	Package	Shipping [†]	
NTD78N03	DPAK	75 Units/Rail	
NTD78N03G	DPAK (Pb-Free)	75 Units/Rail	
NTD78N03T4	DPAK		
NTD78N03T4G	DPAK (Pb-Free)	2500 Tape & Reel	
NTD78N03-1	DPAK Straight Lead		
NTD78N03-1G	DPAK Straight Lead (Pb-Free)	75 Units/Rail	
NTD78N03-35	DPAK-3 Straight Lead (3.5 ± 0.15 mm)		
NTD78N03-35G	DPAK-3 Straight Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units/Rail	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE)

CASE 369AA-01 ISSUE A




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.025	0.035	0.63	0.89
E	0.018	0.024	0.46	0.61
F	0.030	0.045	0.77	1.14
Н	0.386	0.410	9.80	10.40
J	0.018	0.023	0.46	0.58
L	0.090	0.090 BSC		BSC
R	0.180	0.215	4.57	5.45
S	0.024	0.040	0.60	1.01
U	0.020		0.51	
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

- **SOLDERING FOOTPRINT***



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK CASE 369D-01 ISSUE B В Z S _T_ SEATING PLANE D 3 PL

⊕ 0.13 (0.005) M T

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	METERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
E	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090 BSC		2.29 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		


STYLE 2:

PIN 1. GATE

- 2. DRAIN
- SOURCE DRAIN

3.5 MM IPAK, STRAIGHT LEAD

CASE 369AD-01 **ISSUE O**



- NOTES:
 1.. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2.. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.19	2.38		
A1	0.46	0.60		
A2	0.87	1.10		
b	0.69	0.89		
b1	0.77	1.10		
D	5.97	6.22		
D2	4.80			
Е	6.35	6.73		
E2	4.70			
E3	4.45	5.46		
е	2.28 BSC			
L	3.40	3.60		
L1		2.10		
L2	0.89	1.27		

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

G

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative