Sensitive Gate Triacs

Silicon Bidirectional Thyristors

Designed for industrial and consumer applications for full wave control of ac loads such as appliance controls, heater controls, motor controls, and other power switching applications.

Features

- Sensitive Gate Allows Triggering by Microcontrollers and other Logic Circuits
- Uniform Gate Trigger Currents in Three Quadrants; Q1, Q2, and Q3
- High Immunity to dv/dt 25 V/µs Minimum at 110°C
- High Commutating di/dt 8.0 A/ms Minimum at 110°C
- Maximum Values of I_{GT}, V_{GT} and I_H Specified for Ease of Design
- On-State Current Rating of 8 Amperes RMS at 70°C
- High Surge Current Capability 70 Amperes
- Blocking Voltage to 800 Volts
- Rugged, Economical TO-220 Package
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit	
Peak Repetitive Off–State Voltage (Note 1) (T _J = -40 to 110°C, Sine Wave, 50 to 60 Hz, Gate Open) MAC8SD MAC8SM MAC8SN	V _{DRM} , V _{RRM}	400 600 800	V	
On-State RMS Current (Full Cycle Sine Wave, 60 Hz, T _C = 70°C)	I _{T(RMS)}	8.0	Α	
Peak Non-Repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, T _J = 110°C)	I _{TSM}	70	A	
Circuit Fusing Consideration (t = 8.3 ms)	l ² t	20	A ² sec	
Peak Gate Power (Pulse Width ≤ 1.0 μs, T _C = 70°C)	P _{GM}	16	W	
Average Gate Power (t = 8.3 ms, T _C = 70°C)	P _{G(AV)}	0.35	W	
Operating Junction Temperature Range	TJ	-40 to +110	°C	
Storage Temperature Range	T _{stg}	-40 to +150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


 V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.




Littelfuse.com

TRIACS 8 AMPERES RMS 400 thru 800 VOLTS





MARKING DIAGRAM



TO-220 CASE 221A STYLE 4

= D, M, or N

= Assembly Location

Y = Year

WW = Work Week

G = Pb-Free Package

PIN ASSIGNMENT			
1	Main Terminal 1		
2	Main Terminal 2		
3	Gate		
4	Main Terminal 2		

ORDERING INFORMATION

Device	Package	Shipping
MAC8SDG	TO-220 (Pb-Free)	50 Units / Rail
MAC8SMG	TO-220 (Pb-Free)	50 Units / Rail
MAC8SNG	TO-220 (Pb-Free)	50 Units / Rail

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case Junction-to-Ambient	$R_{ heta JC} \ R_{ heta JA}$	2.2 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Seconds	T_L	260	°C


Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					*
Peak Repetitive Blocking Current (V_D = Rated V_{DRM} , V_{RRM} ; Gate Open) T_J = 25°C T_J = 110°C	I _{DRM} , I _{RRM}	- -	_ _	0.01 2.0	mA
ON CHARACTERISTICS					
Peak On-State Voltage (Note) (I _{TM} = ±11A)	V_{TM}	-	_	1.85	V
Gate Trigger Current (Continuous dc) (V_D = 12 V, R_L = 100 Ω) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	I _{GT}	- - -	2.0 3.0 3.0	5.0 5.0 5.0	mA
Holding Current (V _D = 12V, Gate Open, Initiating Current = ±150mA)	I _H	-	3.0	10	mA
Latching Current ($V_D = 24V$, $I_G = 5mA$) MT2(+), G(+) MT2(-), G(-) MT2(+), G(-)	IL	- - -	5.0 10 5.0	15 20 15	mA
Gate Trigger Voltage (Continuous dc) (V _D = 12 V, R _L = 100 Ω) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	V _{GT}	0.45 0.45 0.45	0.62 0.60 0.65	1.5 1.5 1.5	V
DYNAMIC CHARACTERISTICS					
Rate of Change of Commutating Current V _D = 400 V, I _{TM} = 3.5 A, Commutating dv/dt = 10 V μ /sec, Gate Open, T _J = 110°C, f = 500 Hz, Snubber: C _S = 0.01 μ F, R _S =15 Ω , (See Figure 16)	di/dt _(c)	8.0	10	-	A/ms
Critical Rate of Rise of Off-State Voltage (V_D = Rate V_{DRM} , Exponential Waveform, R_{GK} = 510 Ω , T_J = 110°C)	dv/dt	25	75	_	V/µs

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


2. Indicates Pulse Test: Pulse Width ≤ 2.0 ms, Duty Cycle ≤ 2%.

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V _{DRM}	Peak Repetitive Forward Off State Voltage
I _{DRM}	Peak Forward Blocking Current
V _{RRM}	Peak Repetitive Reverse Off State Voltage
I _{RRM}	Peak Reverse Blocking Current
V _{TM}	Maximum On State Voltage
I _H	Holding Current




Quadrant Definitions for a Triac



All polarities are referenced to MT1.

 $\dot{\text{With}}$ in–phase signals (using standard AC lines) quadrants I and III are used.







Figure 1. RMS Current Derating

Figure 2. Maximum On-State Power Dissipation







Figure 3. On-State Characteristics

Figure 4. Transient Thermal Response






Figure 5. Typical Holding Current Versus **Junction Temperature**

Figure 6. Typical Latching Current Versus **Junction Temperature**

4




Figure 7. Typical Gate Trigger Current Versus
Junction Temperature




Figure 8. Typical Gate Trigger Voltage Versus
Junction Temperature




Figure 9. Typical Exponential Static dv/dt Versus Gate-MT1 Resistance, MT2(+)




Figure 10. Typical Exponential Static dv/dt Versus Peak Voltage, MT2(+)




Figure 11. Typical Exponential Static dv/dt Versus
Junction Temperature, MT2(+)




Figure 12. Typical Exponential Static dv/dt Versus Peak Voltage, MT2(–)






Figure 13. Typical Exponential Static dv/dt Versus Junction Temperature, MT2(-)

Figure 14. Typical Exponential Static dv/dt Versus Gate-MT1 Resistance, MT2(-)







Note: Component values are for verification of rated (di/dt)_c. See AN1048 for additional information.

Figure 16. Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)_c

PACKAGE DIMENSIONS

TO-220 CASE 221A-09 **ISSUE AH**





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.415	9.66	10.53
С	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
Н	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

PIN 1. MAIN TERMINAL 1

- 2. MAIN TERMINAL 2
- 3. GATE
- MAIN TERMINAL 2

Littelfuse products are not designed for, and shall not be used for, any purpose (including, without limitation, automotive, military, aerospace, medical, life-saving, life-sustaining or nuclear facility applications, devices intended for surgical implant into the body, or any other application in which the failure or lack of desired operation of the product may result in personal injury, death, or property damage) other than those expressly set forth in applicable Littelfuse product documentation. Warranties granted by Littelfuse shall be deemed void for products used for any purpose not expressly set forth in applicable Littelfuse documentation. Littelfuse shall not be liable for any claims or damages arising out of products used in applications not expressly intended by Littelfuse as set forth in applicable Littelfuse documentation. The sale and use of Littelfuse products is subject to Littelfuse Terms and Conditions of Sale, unless otherwise agreed by Littelfuse.

Littelfuse.com