

# Synchronous-Rectified Buck MOSFET Drivers

## General Description


The RT9619/A is a high frequency, dual MOSFET driver specifically designed to drive two power N-Channel MOSFETs in a synchronous-rectified buck converter topology. This driver combined with Richtek's series of Multi-Phase Buck PWM controller form a complete core-voltage regulator solution for advanced micro-processors.

The RT9619/A drives both the lower/upper gate in a synchronous-rectifier bridge with 12V. This drive-voltage flexibility provides the advantage of optimizing applications involving trade-offs between switching losses and conduction losses.

RT9619A has longer UGATE/LGATE deadtime which can drive the MOSFETs with large gate RC value, avoiding the shoot-through phenomenon. RT9619 is targeted to drive low gate RC MOSFETs and performs better efficiency.

The output drivers in the RT9619/A can efficiently switch power MOSFETs at frequency up to 500kHz. Switching frequency above 500kHz has to take into account the thermal dissipation of SOP-8 package. RT9619/A is capable to drive a 3nF load with a 30ns rise time. RT9619/A implements bootstrapping on the upper gate with an external capacitor and an embedded diode. This reduces implementation complexity and allows the use of higher performance, cost effective N-Channel MOSFETs. Adaptive shoot-through protection is integrated to prevent both MOSFETs from conducting simultaneously.

## Pin Configurations




## Features

- Drives Two N-Channel MOSFETs
- Adaptive Shoot-Through Protection
- Embedded Boot Strapped Diode
- Supports High Switching Frequency
- Fast Output Rise Time
- Small SOP-8 Package
- Tri-State Input for Bridge Shutdown
- Supply Under Voltage Protection
- RoHS Compliant and 100% Lead (Pb)-Free

## Applications

- Core Voltage Supplies for Desktop, Motherboard CPU
- High Frequency Low Profile DC-DC Converters
- High Current Low Voltage DC-DC Converters

## Ordering Information




Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


## Typical Application Circuit




**Functional Pin Description**

Pin No.	Pin Name	Pin Function
1	BOOT	Floating bootstrap supply pin for upper gate drive.
2	PWM	Input PWM signal for controlling the driver.
3	NC	No Connection Pin.
4	VCC	+12V Supply Voltage.
5	LGATE	Lower Gate Drive Output. Connected to gate of low-side power N-Channel MOSFET.
6	PGND	Common Ground.
7	PHASE	Connected this pin to the source of the high-side MOSFET and the drain of the low-side MOSFET.
8	UGATE	Upper Gate Drive Output. Connected to gate of high-side power N-Channel MOSFET.

**Function Block Diagram**



**Timing Diagram**



**Absolute Maximum Ratings** (Note 1)

- Supply Voltage,  $V_{CC}$  ----- -0.3V to 15V
- BOOT to PHASE ----- -0.3V to 15V
- BOOT to GND
  - DC ----- -0.3V to  $V_{CC} + 15V$
  - < 200ns ----- -0.3V to 42V
- PHASE to GND
  - DC ----- -5V to 15V
  - < 200ns ----- -10V to 30V
- LGATE
  - DC ----- GND - 0.3V to  $V_{CC} + 0.3V$
  - < 200ns ----- -2V to  $V_{CC} + 0.3V$
- UGATE -----  $V_{PHASE} - 0.3V$  to  $V_{BOOT} + 0.3V$ 
  - < 200ns -----  $V_{PHASE} - 2V$  to  $V_{BOOT} + 0.3V$
- PWM Input Voltage ----- GND - 0.3V to 7V
- Power Dissipation,  $P_D$  @  $T_A = 25^\circ C$
- SOP-8 ----- 0.625W
- Package Thermal Resistance (Note 2)
  - SOP-8,  $\theta_{JA}$  -----  $160^\circ C/W$
- Lead Temperature (Soldering, 10 sec.) -----  $260^\circ C$
- Storage Temperature Range -----  $-40^\circ C$  to  $150^\circ C$
- ESD Susceptibility (Note 3)
  - HBM (Human Body Mode) ----- 2kV
  - MM (Machine Mode) ----- 200V

**Recommended Operating Conditions** (Note 4)

- Supply Voltage,  $V_{CC}$  -----  $12V \pm 10\%$
- Junction Temperature Range -----  $0^\circ C$  to  $125^\circ C$
- Ambient Temperature Range -----  $0^\circ C$  to  $70^\circ C$

**Electrical Characteristics**

(Recommended Operating Conditions,  $T_A = 25^\circ C$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
<b>V<sub>CC</sub> Supply Voltage</b>						
Power Supply Voltage	$V_{CC}$		7.3	--	13.5	V
<b>V<sub>CC</sub> Supply Current</b>						
Power Supply Current	$I_{VCC}$	$V_{BOOT} = 12V, PWM = 0V$	--	1	2.5	mA
<b>Power-On Reset</b>						
POR Threshold	$V_{VCCrth}$	$V_{CC}$ Rising	5.5	6.4	7.3	V
Hysteresis	$V_{VCChys}$		--	2.2	--	V

*To be continued*

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units		
<b>PWM Input</b>								
Maximum Input Current	$I_{PWM}$	PWM = 0V or 5V	--	300	--	$\mu A$		
PWM Floating Voltage	$V_{PWMfl}$	$V_{CC} = 12V$	--	2.4	--	V		
PWM Rising Threshold	$V_{PWMrth}$		3.2	3.6	3.9	V		
PWM Falling Threshold	$V_{PWMfth}$		1.1	1.3	1.5	V		
Shutdown Window			1.5	--	3.2	V		
<b>Timing</b>								
UGATE Rise Time	$t_{rUGATE}$	$V_{CC} = 12V, 3nF$ load	--	27	35	ns		
UGATE Fall Time	$t_{fUGATE}$	$V_{CC} = 12V, 3nF$ load	--	32	45	ns		
LGATE Rise Time	$t_{rLGATE}$	$V_{CC} = 12V, 3nF$ load	--	35	45	ns		
LGATE Fall Time	$t_{fLGATE}$	$V_{CC} = 12V, 3nF$ load	--	27	38	ns		
Propagation Delay	RT9619	$t_{pdhUGATE}$	$V_{BOOT} - V_{PHASE} = 12V$ See Timing Diagram	--	20	--	ns	
	RT9619A			--	90	--		
	RT9619/A	$t_{pdlUGATE}$		--	15	--		
		$t_{pdhLGATE}$		See Timing Diagram	--	20		--
		$t_{pdlLGATE}$			--	8		--
<b>Output</b>								
UGATE Drive Source	$R_{UGATEsr}$	$V_{BOOT} - V_{PHASE} = 12V$	--	1.9	3	$\Omega$		
UGATE Drive Sink	$R_{UGATEsk}$	$V_{BOOT} - V_{PHASE} = 12V$	--	1.4	3	$\Omega$		
LGATE Drive Source	$R_{LGATEsr}$	$V_{CC} = 12V$	--	1.9	3	$\Omega$		
LGATE Drive Sink	$R_{LGATEsk}$	$V_{CC} = 12V$	--	1.1	2.2	$\Omega$		

**Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


**Note 2.**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ C$  on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

**Note 3.** Devices are ESD sensitive. Handling precaution recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.


Typical Operating Characteristics

PWM to Drive Waveform




Time (25ns/Div)

PWM to Drive Waveform




Time (25ns/Div)

Dead Time



Time (20ns/Div)

Dead Time




Time (20ns/Div)

Dead Time




Time (20ns/Div)

Dead Time




Time (20ns/Div)

**Short Pulse**



**Internal Diode I-V Curve**



**Application Information**

The RT9619/A is designed to drive both high side and low side N-Channel MOSFET through externally input PWM control signal. It has power-on protection function which held UGATE and LGATE low before VCC up across the rising threshold voltage. After the initialization, the PWM signal takes the control. The rising PWM signal first forces the LGATE signal turns low then UGATE signal is allowed to go high just after a non-overlapping time to avoid shoot-through current. The falling of PWM signal first forces UGATE to go low. When UGATE and PHASE signal reach a predetermined low level, LGATE signal is allowed to turn high.

The PWM signal is acted as "High" if above the rising threshold and acted as "Low" if below the falling threshold. Any signal level enters and remains within the shutdown window is considered as "tri-state", the output drivers are disabled and both MOSFET gates are pulled and held low. If left the PWM signal floating, the pin will be kept around 2.4V by the internal divider and provide the PWM controller with a recognizable level.

The RT9619/A typically operates at frequency of 200kHz to 500kHz. It shall be noted that to place a 1N4148 or schottky diode between the VCC and BOOT pin as shown in the typical application circuit for higher efficiency.

**Non-overlap Control**

To prevent the overlap of the gate drives during the UGATE turn low and the LGATE turn high, the non-overlap circuit monitors the voltages at the PHASE node and high side gate drive (UGATE-PHASE). When the PWM input signal goes low, UGATE begins to turn low (after propagation delay). Before LGATE can turn high, the non-overlap protection circuit ensures that the monitored voltages have gone below 1.2V. Once the monitored voltages fall below 1.2V, LGATE begins to turn high. For short pulse condition, if the PHASE pin had not gone high after LGATE turns low, the LGATE has to wait for 200ns before turn high. By waiting for the voltages of the PHASE pin and high side gate drive to fall below 1.2V, the non-overlap protection circuit ensures that UGATE is low before LGATE turns high.

Also to prevent the overlap of the gate drives during LGATE turn low and UGATE turn high, the non-overlap circuit monitors the LGATE voltage. When LGATE go below 1.2V, UGATE is allowed to go high.

**Driving Power MOSFETs**

The DC input impedance of the power MOSFET is extremely high. When  $V_{gs}$  at 12V (or 5V), the gate draws the current only few nano-amperes. Thus once the gate has been driven up to "ON" level, the current could be negligible.

However, the capacitance at the gate to source terminal should be considered. It requires relatively large currents to drive the gate up and down 12V (or 5V) rapidly. It also required to switch drain current on and off with the required speed. The required gate drive currents are calculated as follows.




Figure 1. Equivalent Circuit and Associated Waveforms

In Figure 1, the current  $I_{g1}$  and  $I_{g2}$  are required to move the gate up to 12V. The operation consists of charging  $C_{gd}$  and  $C_{gs}$ .  $C_{gs1}$  and  $C_{gs2}$  are the capacitances from gate to source of the high side and the low side power MOSFETs, respectively. In general data sheets, the  $C_{gs}$  is referred as "C<sub>iss</sub>" which is the input capacitance.  $C_{gd1}$  and  $C_{gd2}$  are the capacitances from gate to drain of the high side and the



low side power MOSFETs, respectively and referred to the data sheets as "C<sub>rss</sub>" the reverse transfer capacitance. For example, t<sub>r1</sub> and t<sub>r2</sub> are the rising time of the high side and the low side power MOSFETs respectively, the required current I<sub>gs1</sub> and I<sub>gs2</sub> are showed below :

$$I_{gs1} = C_{gs1} \frac{dVg1}{dt} = \frac{C_{gs1} \times 12}{t_{r1}} \quad (1)$$

$$I_{gs2} = C_{gs2} \frac{dVg2}{dt} = \frac{C_{gs2} \times 12}{t_{r2}} \quad (2)$$

Before driving the gate of the high side MOSFET up to 12V (or 5V), the low side MOSFET has to be off; and the high side MOSFET is turned off before the low side is turned on. From Figure 1, the body diode "D<sub>2</sub>" had been turned on before high side MOSFETs turned on.

$$I_{gd1} = C_{gd1} \frac{dV}{dt} = C_{gd1} \frac{12V}{t_{r1}} \quad (3)$$

Before the low side MOSFET is turned on, the C<sub>gd2</sub> have been charged to V<sub>IN</sub>. Thus, as C<sub>gd2</sub> reverses its polarity and g<sub>2</sub> is charged up to 12V, the required current is

$$I_{gd2} = C_{gd2} \frac{dV}{dt} = C_{gd2} \frac{V_i + 12V}{t_{r2}} \quad (4)$$

It is helpful to calculate these currents in a typical case. Assume a synchronous rectified buck converter, input voltage V<sub>IN</sub> = 12V, V<sub>g1</sub> = V<sub>g2</sub> = 12V. The high side MOSFET is PHB83N03LT whose C<sub>iss</sub> = 1660pF, C<sub>rss</sub> = 380pF, and t<sub>r</sub> = 14ns. The low side MOSFET is PHB95N03LT whose C<sub>iss</sub> = 2200pF, C<sub>rss</sub> = 500pF and t<sub>r</sub> = 30ns, from the equation (1) and (2) we can obtain

$$I_{gs1} = \frac{1660 \times 10^{-12} \times 12}{14 \times 10^{-9}} = 1.428 \quad (A) \quad (5)$$

$$I_{gs2} = \frac{2200 \times 10^{-12} \times 12}{30 \times 10^{-9}} = 0.88 \quad (A) \quad (6)$$

from equation. (3) and (4)

$$I_{gd1} = \frac{380 \times 10^{-12} \times 12}{14 \times 10^{-9}} = 0.326 \quad (A) \quad (7)$$

$$I_{gd2} = \frac{500 \times 10^{-12} \times (12 + 12)}{30 \times 10^{-9}} = 0.4 \quad (A) \quad (8)$$

the total current required from the gate driving source is

$$I_{g1} = I_{gs1} + I_{gd1} = (1.428 + 0.326) = 1.754 \quad (A) \quad (9)$$

$$I_{g2} = I_{gs2} + I_{gd2} = (0.88 + 0.4) = 1.28 \quad (A) \quad (10)$$

By a similar calculation, we can also get the sink current required from the turned off MOSFET.

### Select the Bootstrap Capacitor

Figure 2 shows part of the bootstrap circuit of RT9619/A. The V<sub>CB</sub> (the voltage difference between BOOT and PHASE on RT9619/A) provides a voltage to the gate of the high side power MOSFET. This supply needs to be ensured that the MOSFET can be driven. For this, the capacitance C<sub>B</sub> has to be selected properly. It is determined by following constraints.




Figure 2. Part of Bootstrap Circuit of RT9619/A

In practice, a low value capacitor C<sub>B</sub> will lead the overcharging that could damage the IC. Therefore to minimize the risk of overcharging and reducing the ripple on V<sub>CB</sub>, the bootstrap capacitor should not be smaller than 0.1μF, and the larger the better. In general design, using 1μF can provide better performance. At least one low-ESR capacitor should be used to provide good local de-coupling. Here, to adopt either a ceramic or tantalum capacitor is suitable.

### Power Dissipation

For not exceeding the maximum allowable power dissipation to drive the IC beyond the maximum recommended operating junction temperature of 125°C, it is necessary to calculate power dissipation appropriately.

This dissipation is a function of switching frequency and total gate charge of the selected MOSFET. Figure 3 shows the power dissipation test circuit.  $C_L$  and  $C_U$  are the UGATE and LGATE load capacitors, respectively. The bootstrap capacitor value is  $1\mu\text{F}$ .




Figure 3. Test Circuit

Figure 4 shows the power dissipation of the RT9619/A as a function of frequency and load capacitance. The value of the  $C_U$  and  $C_L$  are the same and the frequency is varied from 100kHz to 1MHz.




Figure 4. Power Dissipation vs. Frequency

The operating junction temperature can be calculated from the power dissipation curves (Figure 4). Assume  $V_{CC}=12\text{V}$ , operating frequency is 200kHz and the  $C_U=C_L=1\text{nF}$  which emulate the input capacitances of the high side and low side power MOSFETs. From Figure 4, the power dissipation is 100mW. For RT9619/A, the package thermal resistance  $\theta_{JA}$  is  $160^\circ\text{C/W}$ , the operating junction temperature is calculated as :

$$T_J = (160^\circ\text{C/W} \times 100\text{mW}) + 25^\circ\text{C} = 41^\circ\text{C} \quad (11)$$

where the ambient temperature is  $25^\circ\text{C}$ .

The method to improve the thermal transfer is to increase the PCB copper area around the RT9619/A first. Then, adding a ground pad under IC to transfer the heat to the peripheral of the board.

### Layout Consideration

Figure 5 shows the schematic circuit of a two-phase synchronous buck converter to implement the RT9619/A. The converter operates from 5V to 12V of  $V_{IN}$ .

When layout the PCB, it should be very careful. The power-circuit section is the most critical one. If not configured properly, it will generate a large amount of EMI. The junction of Q1, Q2, L2 should be very close.

Next, the trace from UGATE, and LGATE should also be short to decrease the noise of the driver output signals. PHASE signals from the junction of the power MOSFET, carrying the large gate drive current pulses, should be as heavy as the gate drive trace. The bypass capacitor C4 should be connected to PGND directly. Furthermore, the bootstrap capacitors ( $C_B$ ) should always be placed as close to the pins of the IC as possible.





Figure 5. Two-Phase Synchronous Buck Converter Circuit

**Outline Dimension**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	4.801	5.004	0.189	0.197
B	3.810	3.988	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
H	0.170	0.254	0.007	0.010
I	0.050	0.254	0.002	0.010
J	5.791	6.200	0.228	0.244
M	0.400	1.270	0.016	0.050

**8-Lead SOP Plastic Package**

**Richtek Technology Corporation**

Headquarter  
 5F, No. 20, Taiyuen Street, Chupei City  
 Hsinchu, Taiwan, R.O.C.  
 Tel: (8863)5526789 Fax: (8863)5526611

**Richtek Technology Corporation**

Taipei Office (Marketing)  
 5F, No. 95, Minchiuan Road, Hsintien City  
 Taipei County, Taiwan, R.O.C.  
 Tel: (8862)86672399 Fax: (8862)86672377  
 Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.